データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

DAC8412 データシート(PDF) 7 Page - Analog Devices

部品番号 DAC8412
部品情報  Quad, 12-Bit DAC Voltage Output with Readback
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

DAC8412 データシート(HTML) 7 Page - Analog Devices

Back Button DAC8412_15 Datasheet HTML 3Page - Analog Devices DAC8412_15 Datasheet HTML 4Page - Analog Devices DAC8412_15 Datasheet HTML 5Page - Analog Devices DAC8412_15 Datasheet HTML 6Page - Analog Devices DAC8412_15 Datasheet HTML 7Page - Analog Devices DAC8412_15 Datasheet HTML 8Page - Analog Devices DAC8412_15 Datasheet HTML 9Page - Analog Devices DAC8412_15 Datasheet HTML 10Page - Analog Devices DAC8412_15 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
Data Sheet
DAC8412/DAC8413
Rev. G | Page 7 of 20
ABSOLUTE MAXIMUM RATINGS
TA = +25°C, unless otherwise noted.
Table 3.
Parameter
Rating
VSS to VDD
−0.3 V, +33.0 V
VSS to VLOGIC
−0.3 V, +33.0 V
VLOGIC to DGND
−0.3 V, +7.0 V
VSS to VREFL
−0.3 V, +VSS − 2.0 V
VREFH to VDD
+2.0 V, +33.0 V
VREFH to VREFL
+2.0 V, VSS − VDD
Current into Any VSS pin
±15 mA
Digital Input Voltage to DGND
−0.3 V, VLOGIC + 0.3 V
Digital Output Voltage to DGND
−0.3 V, +7.0 V
Operating Temperature Range
EP, FP, FPC
−40°C to +85°C
AT, BT, BTC
−55°C to +125°C
Junction Temperature
150°C
Storage Temperature Range
−65°C to +150°C
Power Dissipation Package
1000 mW
Lead Temperature
JEDEC Industry Standard
Soldering
J-STD-020
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL RESISTANCE
θJA is specified for the worst-case mounting conditions, that is, a
device in socket.
Table 4. Thermal Resistance
Package Type
θJA
θJC
Unit
28-Lead Plastic DIP (PDIP)
48
22
°C/W
28-Terminal Ceramic Leadless Chip Carrier (LLC)
70
28
°C/W
28-Lead Plastic Leaded Chip Carrier (PLLC)
63
25
°C/W
28-Lead Ceramic Dual In-Line Package (CERDIP)
51
9
°C/W
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com