データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ACE302A データシート(PDF) 4 Page - ACE Technology Co., LTD.

部品番号 ACE302A
部品情報  Low Voltage Detector with Built-in Delay Circuit
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ACE [ACE Technology Co., LTD.]
ホームページ  http://www.ace-ele.com
Logo ACE - ACE Technology Co., LTD.

ACE302A データシート(HTML) 4 Page - ACE Technology Co., LTD.

  ACE302A Datasheet HTML 1Page - ACE Technology Co., LTD. ACE302A Datasheet HTML 2Page - ACE Technology Co., LTD. ACE302A Datasheet HTML 3Page - ACE Technology Co., LTD. ACE302A Datasheet HTML 4Page - ACE Technology Co., LTD. ACE302A Datasheet HTML 5Page - ACE Technology Co., LTD. ACE302A Datasheet HTML 6Page - ACE Technology Co., LTD. ACE302A Datasheet HTML 7Page - ACE Technology Co., LTD. ACE302A Datasheet HTML 8Page - ACE Technology Co., LTD. ACE302A Datasheet HTML 9Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
ACE302A
Low Voltage Detector with Built-in Delay Circuit
VER 1.2
4
Function description
When a voltage higher than the release voltage (+V
DET) is applied to the voltage input pin (VDD), the
voltage will gradually fall. When a voltage higher than the detect voltage(-V
DET) is applied to VDD, output
(V
OUT) will be equal to the input at VDD.Note that high impedance exists at VOUT with the N-channel open
drain configuration. If the pin is pulled up, V
OUT T will be equal to the pull up voltage.
When V
DD falls below -VDET, VOUT will be equal to the ground voltage (VSS) level (detect state).Note that
this also applies to N-channel open drain configurations.
When V
DD falls to a level below that of the minimum operating voltage (VMIN) output will become unstable.
Because the output pin is generally pulled up with N-channel open drain configurations, output will be
equal to pull up voltage.
When V
DD rises above the VSS level (excepting levels lower than minimum operating voltage), VOUT
will be equal to VSS until V
DD reaches the +VDET level.
Although V
DD will rise to a level higher than +VDET, VOUT maintains ground voltage level via the delay
circuit.
Following transient delay time, V
DD will be output at VOUT.Note that high impedance exists with the
N-channel open drain configuration and that voltage will be dependent on pull up



Html Pages

1 2 3 4 5 6 7 8 9 10


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com