| データシートサーチシステム |
|
UPD4721 データシート(PDF) 2 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD4721 データシート(HTML) 2 Page - NEC |
|
2 / 16 page ![]() 2 µPD4721 BLOCK DIAGRAM/PIN CONFIGURATION (Top View) Note 1. VDD and VSS are output pins stepped up internally. These pins should not be loaded directly. 2. Capacitors C1 to C5 with a breakdown voltage of 20 V or higher are recommended. And it is recommended to insert the capacitor that is 0.1 µF to 1 µF between VCC and GND. 3. If VCHA is kept low level (in 5 V mode), capacitor C5 is not necessary. 4. The pull-up resistors at driver input are active resistors. 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 DIN1 DIN2 ROUT1 ROUT2 STBY VCHA DOUT1 DOUT2 RIN1 RIN2 VDD C1+ VCC C1– C5+ C5– C4+ GND C4– VSS +10 V C3 C1 C5 –10 V + C2 C4 + + + Note 4 300 Ω 300 Ω 5.5 k Ω 5.5 k Ω +3.3 V or +5 V + |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |