データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

LT3092 データシート(PDF) 13 Page - Linear Technology

部品番号 LT3092
部品情報  200mA 2-Terminal Programmable Current Source
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  LINER [Linear Technology]
ホームページ  http://www.linear.com
Logo LINER - Linear Technology

LT3092 データシート(HTML) 13 Page - Linear Technology

Back Button LT3092 Datasheet HTML 9Page - Linear Technology LT3092 Datasheet HTML 10Page - Linear Technology LT3092 Datasheet HTML 11Page - Linear Technology LT3092 Datasheet HTML 12Page - Linear Technology LT3092 Datasheet HTML 13Page - Linear Technology LT3092 Datasheet HTML 14Page - Linear Technology LT3092 Datasheet HTML 15Page - Linear Technology LT3092 Datasheet HTML 16Page - Linear Technology LT3092 Datasheet HTML 17Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 22 page
background image
LT3092
13
3092fb
APPLICATIONS INFORMATION
interface, heat sink resistance or circuit board-to-ambient
as the application dictates. Consider all additional, adjacent
heat generating sources in proximity on the PCB.
Surface mount packages provide the necessary heat
sinking by using the heat spreading capabilities of the
PC board, copper traces and planes. Surface mount heat
sinks, plated through-holes and solder filled vias can also
spread the heat generated by power devices.
Junction-to-case thermal resistance is specified from the
IC junction to the bottom of the case directly, or the bottom
of the pin most directly, in the heat path. This is the lowest
thermal resistance path for heat flow. Only proper device
mounting ensures the best possible thermal flow from this
area of the package to the heat sinking material.
Note that the Exposed Pad of the DFN package and the
Tab of the SOT-223 package are electrically connected
to the output (VOUT).
The following tables list thermal resistance as a function
of copper areas in a fixed board size. All measurements
were taken in still air on a four-layer FR-4 board with 1oz
solid internal planes and 2oz external trace planes with a
total finished board thickness of 1.6mm.
PCB layers, copper weight, board layout and thermal vias
affect the resultant thermal resistance. Please reference
JEDEC standard JESD51-7 for further information on high
thermal conductivity test boards. Achieving low thermal
resistance necessitates attention to detail and careful layout.
Figure 8. Connect Two LT3092s for Higher Current
Figure 9. Parallel Devices
3092 F08
1.33Ω
1.33Ω
300Ω
300Ω
IOUT
IOUT, 300mA
+
–
LT3092
10μA
10μA
+
–
LT3092
20k
20k
IN
IN
SET
SET
OUT
OUT
OUT
OUT
3092 F09
IOUT
IOUT, 400mA
+
–
LT3092
10μA
+
–
LT3092
10μA
R
2.5Ω
Rx
50k
40mΩ*
40mΩ*
*40mΩ PC BOARD TRACE
1V
IN
IN
SET
SET
R
VR
x
IN MAX
=
() •
%
90



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com