| データシートサーチシステム |
|
U74LCX74G-P14-R データシート(PDF) 1 Page - Unisonic Technologies |
|
|
|||||||||||||||||||||||||||||
U74LCX74G-P14-R データシート(HTML) 1 Page - Unisonic Technologies |
|
1 / 7 page ![]() UNISONIC TECHNOLOGIES CO., LTD U74LCX74 CMOS IC www.unisonic.com.tw 1 of 7 Copyright © 2014 Unisonic Technologies Co., Ltd QW-R502-999.B LOW VOLTAGE DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP WITH 5V TOLERANT INPUTS DESCRIPTION The U74LCX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q ) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input. Asynchronous inputs: LOW input to D S (Set) sets Q to HIGH level LOW input to CD (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and D S makes both Q and Q high FEATURES * 2.3V-3.6V VCC specifications provided * 5V tolerant inputs * 7.0 ns tPD max (VCC=3.3V), ICC=10μA (max.) * Power down high impedance inputs and outputs * ±24mA output drive (VCC=3.0V) ORDERING INFORMATION Ordering Number Package Packing U74LCX74G-P14-R TSSOP-14 Tape Reel MARKING |
同様の部品番号 - U74LCX74G-P14-R |
|
同様の説明 - U74LCX74G-P14-R |
|
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |