データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

ML2721 データシート(PDF) 16 Page - Micro Linear Corporation

部品番号 ML2721
部品情報  Low IF Digital Cordless Transceiver
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICRO-LINEAR [Micro Linear Corporation]
ホームページ  http://www.microlinear.com
Logo MICRO-LINEAR - Micro Linear Corporation

ML2721 データシート(HTML) 16 Page - Micro Linear Corporation

Back Button ML2721 Datasheet HTML 12Page - Micro Linear Corporation ML2721 Datasheet HTML 13Page - Micro Linear Corporation ML2721 Datasheet HTML 14Page - Micro Linear Corporation ML2721 Datasheet HTML 15Page - Micro Linear Corporation ML2721 Datasheet HTML 16Page - Micro Linear Corporation ML2721 Datasheet HTML 17Page - Micro Linear Corporation ML2721 Datasheet HTML 18Page - Micro Linear Corporation ML2721 Datasheet HTML 19Page - Micro Linear Corporation ML2721 Datasheet HTML 20Page - Micro Linear Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 27 page
background image
ML2721
16
January, 2000
PRELIMINARY DATASHEET
PRELIMINARY
CONTROL INTERFACES
There are two control interfaces:
Parallel mode control. Controlling the mode of
operation of the ML2721. Refer to the Operational
Modes section for details.
Serial Interface. Programing the PLL signal and
reference dividers, internal test modes, and filter
alignment.
Other signal interfaces to the IC are:
n Receiver data output
n Transmit modulation data input
n PLL lock detect output, to indicate when the on chip
PLL is in frequency lock
n Receive RF input, the input to the receiver circuits
n Transmit RF output, the output for the modulated RF
signal
n Received signal strength output: RSSI indicates the
power of the received signal
n Reference frequency input for PLL dividers
Table 7. Control Logic
N
E
C
XN
O
X
RN
E
L
L
Pe
m
a
N
e
d
o
Me
d
o
M
p
i
h
C
0X
X
f
f
Of
f
O
10
1
L
A
C
X
Tp
o
o
l
d
e
s
o
l
c
r
e
z
i
s
e
h
t
n
y
s
t
i
m
s
n
a
r
T
10
0
X
Td
e
t
a
l
u
d
o
m
d
n
a
p
o
o
l
n
e
p
o
r
e
z
i
s
e
h
t
n
y
s
t
i
m
s
n
a
r
T
11
1
L
A
C
X
Rn
g
i
l
a
r
e
t
l
i
f
d
n
a
p
o
o
l
d
e
s
o
l
c
r
e
z
i
s
e
h
t
n
y
s
e
v
i
e
c
e
R
11
0
X
Rn
o
e
v
i
e
c
e
R
Bit Allocations
Data words are entered beginning with the MSB. The word
is divided into a leading 14-bit data field and a 2-bit
address field. When the address field has been decoded
the destination register is loaded on the rising edge of EN.
Providing less than 16 bits of data will result in
unpredictable behavior when EN goes high.
Parallel Interface
The chip is enabled by the XCEN (Transceiver enable)
signal. The operating mode is set by the two control lines
TX/RX (Transmit/Receive Mode) and PLLEN (PLL enable),
and the 3 wire serial data bus. The logic for XCEN, RXON
and PLLEN is given in Table 7.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com