A25P040 datasheet(21/45 Pages) AMICC

21 / 45 page

A25P040 Series

PRELIMINARY

(November, 2014, Version 0.3)

AMIC Technology Corp.

Sector Erase (SE)

The Sector Erase (SE) instruction sets to 1 (FFh) all bits

inside the chosen sector. Before it can be accepted, a Write

Enable (WREN) instruction must previously have been ex-

ecuted. After the Write Enable (WREN) instruction has been

decoded, the device sets the Write Enable Latch (WEL).

The Sector Erase (SE) instruction is entered by driving Chip

Select ( S ) Low, followed by the instruction code on Serial

Data Input (DIO). Chip Select ( S ) must be driven Low for the

entire duration of the sequence.

The instruction sequence is shown in Figure 13. Chip Select

( S ) must be driven High after the eighth bit of the instruction

code has been latched in, otherwise the Sector Erase

instruction is not executed. As soon as Chip Select ( S ) is

driven High, the self-timed Sector Erase cycle (whose

duration is tSE) is initiated. While the Sector Erase cycle is in

progress, the Status Register may be read to check the

value of the Write In Progress (WIP) bit. The Write In

Progress (WIP) bit is 1 during the self-timed Sector Erase

cycle, and is 0 when it is completed. At some unspecified

time before the cycle is completed, the Write Enable Latch

(WEL) bit is reset.

A Sector Erase (SE) instruction applied to a page which is

protected by the Sector/Block Protect (SEC, TB, BP2, BP1,

BP0) bits (see table 1 and table 2.) is not executed.

Figure 13. Sector Erase (SE) Instruction Sequence

Instruction

MSB

810

0 1 234 5 6 7

24-Bit Address

28 29 30 31

DIO

22 21

3 21 00

Note: Address bits A23 to A19 are Don’t Care, for A25P040.

A25P040 データシート(PDF) 21 Page - AMIC Technology

A25P040 データシート(HTML) 21 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

データシートダウンロード