| データシートサーチシステム |
|
ISO7421 データシート(PDF) 16 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ISO7421 データシート(HTML) 16 Page - Texas Instruments |
|
16 / 28 page ![]() Case Temperature − C ° 0 20 40 60 80 100 120 140 160 180 0 50 100 150 200 G002 VCC1, VCC2 at 3.45 V VCC1, VCC2 at 5.25 V ISO7420, ISO7420M, ISO7421 SLLS984I – JUNE 2009 – REVISED JULY 2015 www.ti.com SPACER NOTE Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications. 8.3.3 Safety Limiting Values Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT θJA = 212°C/W, VI = 5.25 V, TJ = 150°C, TA = 25°C 112 Safety input, output, or supply IS mA current θJA = 212°C/W, VI = 3.45 V, TJ = 150°C, TA = 25°C 171 TS Maximum safety temperature 150 °C The safety-limiting constraint is the absolute-maximum junction temperature specified in the Absolute Maximum Ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Information table is that of a device installed in the JESD51-3, Low-Effective-Thermal-Conductivity Test Board for Leaded Surface-Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance. Figure 10. θJC Thermal Derating Curve per VDE 16 Submit Documentation Feedback Copyright © 2009–2015, Texas Instruments Incorporated Product Folder Links: ISO7420 ISO7420M ISO7421 |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |