| データシートサーチシステム |
|
SPEAR320S-2 データシート(PDF) 91 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320S-2 データシート(HTML) 91 Page - STMicroelectronics |
|
91 / 113 page ![]() SPEAr320S Timing requirements Doc ID 022508 Rev 2 91/113 5.10 GPIO/XGPIO timing characteristics For edge-sensitive signals, the interrupt line is sampled by flip flops clocked by PCLK for GPIOs and HCLK for XGPIOs, the APB and AHB clocks, normally running at 83 MHz and 166 MHz respectively. The minimum pulse width required for interrupt detection on signal edge is: 3*TPCLK (36 ns at 83 MHz) for GPIO 3*THCLK (18 ns at 166 MHz) for XGPIO |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |