| データシートサーチシステム |
|
STBP112-FUDJ6F データシート(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STBP112-FUDJ6F データシート(HTML) 29 Page - STMicroelectronics |
|
29 / 38 page ![]() STBP112 Application information Doc ID 023357 Rev 3 29/38 8.3 PCB layout recommendations ● Input capacitor C1 should be located as close as possible to the STBP112 device. It should be a low-ESR ceramic capacitor. Also the protective resistors RFLT and REN (if used) should be located close to the STBP112 (see Figure 4 on page 9). ● For good thermal performance, it is preferred to couple the STBP112 exposed thermal pads with the PCB ground plane. In most designs, this requires thermal vias between the copper pads on the PCB and the ground plane. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |