データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32F446RC データシート(PDF) 133 Page - STMicroelectronics

部品番号 STM32F446RC
部品情報  8- to 14-bit parallel camera interface up to 54 Mbytes
PDF  201 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F446RC データシート(HTML) 133 Page - STMicroelectronics

Back Button STM32F446RC Datasheet HTML 129Page - STMicroelectronics STM32F446RC Datasheet HTML 130Page - STMicroelectronics STM32F446RC Datasheet HTML 131Page - STMicroelectronics STM32F446RC Datasheet HTML 132Page - STMicroelectronics STM32F446RC Datasheet HTML 133Page - STMicroelectronics STM32F446RC Datasheet HTML 134Page - STMicroelectronics STM32F446RC Datasheet HTML 135Page - STMicroelectronics STM32F446RC Datasheet HTML 136Page - STMicroelectronics STM32F446RC Datasheet HTML 137Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 201 page
background image
DocID027107 Rev 5
133/201
STM32F446xC/E
Electrical characteristics
174
I2S interface characteristics
Unless otherwise specified, the parameters given in Table 66 for the I2S interface are
derived from tests performed under the ambient temperature, fPCLKx frequency and VDD
supply voltage conditions summarized in Table 16, with the following configuration:
Output speed is set to OSPEEDRy[1:0] = 10
Capacitive load C = 30 pF
Measurement points are done at CMOS levels: 0.5VDD
Refer to Section 6.3.17: I/O port characteristics for more details on the input/output alternate
function characteristics (CK, SD, WS).
tw(CKH)
QSPI clock high and low
-
(T(CK) / 2) - 2
-
T(CK) / 2
ns
tw(CKL)
T(CK) / 2
-
(T(CK) / 2) +2
ts(IN)
Data input setup time
-
0
-
-
th(IN)
Data input hold time
-
5.5
-
-
tv(OUT)
Data output valid time
2.7V <VDD< 3.6V
-
5.5
6.5
1.71V <VDD< 3.6V
-
8
9.5
th(OUT)
Data output hold time
-
3.5
-
-
1. Guaranteed based on test during characterization.
Table 65. QSPI dynamic characteristics in DDR Mode(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Table 66. I2S dynamic characteristics(1)
Symbol
Parameter
Conditions
Min
Max
Unit
fMCK
I2S Main clock output
-
256 x 8K 256 x Fs(2)
MHz
fCK
I2S clock frequency
Master data
-
64 x Fs
MHz
Slave data
-
64 x Fs
DCK
I2S clock frequency duty cycle
Slave receiver
30
70
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com