54F273DM datasheet(2/8 Pages) NSC

2 / 8 page

Connection Diagrams

Pin Assignment for

DIP SOIC and Flatpak

TLF9511 – 1

Pin Assignment

for LCC

TLF9511 – 2

Unit LoadingFan Out

54F74F

Pin Names

Description

Input IIH IIL

HIGHLOW

Output IOH IOL

D0–D7

Data Inputs

1010

20 mA b06 mA

Master Reset (Active LOW)

1010

20 mA b06 mA

Clock Pulse Input (Active Rising Edge)

1010

20 mA b06 mA

Q0–Q7

Data Outputs

50333

1 mA20 mA

Mode Select-Function Table

Operating Mode

Inputs

Output

Reset (Clear)

Load ‘1’

Load ‘0’

H e HIGH Voltage Level steady state

h e HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock

transition

L e LOW Voltage Level steady state

I e LOW Voltage Level one setup time prior to the LOW-to-HIGH clock

transition

X e Immaterial

L e LOW-to-HIGH clock transition

Logic Diagram

TLF9511 – 4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays

54F273DM データシート(PDF) 2 Page - National Semiconductor (TI)

54F273DM データシート(HTML) 2 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8

データシートダウンロード

リンク URL

54F273DM データシート(PDF) 2 Page - National Semiconductor (TI)

54F273DM データシート(HTML) 2 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8

データシート ダウンロード

リンク URL

データシートダウンロード