ADC12L034CIWM datasheet(9/36 Pages) NSC

9 / 36 page

AC Electrical Characteristics (Continued)

The following specifications apply for V

+ = V

A+ = VD+ = +3.3 VDC,VREF+ = +2.500 VDC,VREF− = 0VDC, 12-bit + sign conver-

sion mode, t

r = tf = 3 ns, fCK = fSK = 5 MHz, RS = 25Ω, source impedance for VREF+ and VREF− ≤ 25Ω, fully-differential input

with fixed 1.250V common-mode voltage, and 10(t

CK) acquisition time unless otherwise specified. Boldface limits apply for TA

= T

J = TMIN to TMAX; all other limits TA = TJ = 25˚C. (Note 17)

Symbol

Parameter

Conditions

Typical

Limits

Units

(Note 10)

(Note 11)

(Limits)

SPU

Software Power-Up Time, Time from

500

700

µs (max)

Serial Data Clock Falling Edge to

EOC Rising Edge

ACC

Access Time Delay from

ns (max)

CS Falling Edge to DO Data Valid

SET-UP

Set-Up Time of CS Falling Edge to

ns (min)

Serial Data Clock Rising Edge

DELAY

Delay from SCLK Falling

ns (min)

Edge to CS Falling Edge

1H,t0H

Delay from CS Rising Edge to

L = 3k, CL = 100 pF

100

ns (max)

DO TRI-STATE

HDI

DI Hold Time from Serial Data

ns (min)

Clock Rising Edge

SDI

DI Set-Up Time from Serial Data

ns (min)

Clock Rising Edge

HDO

DO Hold Time from Serial Data

L = 3k, CL = 100 pF

ns (max)

Clock Falling Edge

ns (min)

DDO

Delay from Serial Data Clock

ns (max)

Falling Edge to DO Data Valid

RDO

DO Rise Time, TRI-STATE to High

L = 3k, CL = 100 pF

ns (max)

DO Rise Time, Low to High

ns (max)

FDO

DO Fall Time, TRI-STATE to Low

L = 3k, CL = 100 pF

ns (max)

DO Fall Time, High to Low

ns (max)

Delay from CS Falling Edge

ns (max)

to DOR Falling Edge

Delay from Serial Data Clock Falling

ns (max)

Edge to DOR Rising Edge

Capacitance of Logic Inputs

OUT

Capacitance of Logic Outputs

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is func-

tional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed speci-

fications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: When the input voltage (VIN) at any pin exceeds the power supplies (VIN < GND or VIN > VA+orVD+), the current at that pin should be limited to 20 mA.

The 120 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 20 mA to four.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by TJmax, θJA and the ambient temperature, TA. The maximum

allowable power dissipation at any temperature is PD = (TJmax − TA)/θJA or the number given in the Absolute Maximum Ratings, whichever is lower. For this device,

TJ max = 150˚C. The typical thermal resistance (θJA) of these parts when board mounted follow:

ADC12L034CIWM データシート(PDF) 9 Page - National Semiconductor (TI)

ADC12L034CIWM データシート(HTML) 9 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

データシートダウンロード

リンク URL

ADC12L034CIWM データシート(PDF) 9 Page - National Semiconductor (TI)

ADC12L034CIWM データシート(HTML) 9 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

データシート ダウンロード

リンク URL

データシートダウンロード