| データシートサーチシステム |
|
DP8392C データシート(PDF) 6 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP8392C データシート(HTML) 6 Page - National Semiconductor (TI) |
|
6 / 12 page ![]() 60 Pin Descriptions (Continued) For the PLCC packaged DP8392 it is recommended that a small printed circuit board VEE plane be connected to pins 5 – 11 and a second one be connected to pins 20 – 25 To reduce the thermal resistance to the required value the area of the plane on EACH set of pins should be t020 in2 for applications with low transmitter duty cycle and t04 in2 for high transmit duty cycle applications Figure 7 illustrates a recommended component side layout for these planes TLF11085 – 14 Layout as viewed from component side FIGURE 6 Typical Layout Considerations for DP8392CN (Not to Scale) TLF11085 – 15 FIGURE 7 Recommended Layout and Dissipation Planes for DP8392CV (Not to Scale) 6 |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |