23A1024-ISLASHSTSLASHP datasheet(14/32 Pages) MICROCHIP

部品番号	23A1024-I/ST/P

部品情報	1Mbit SPI Serial SRAM with SDI and SQI Interface

PDF	32 Pages

Scroll/Zoom	100%

メーカー	MICROCHIP [Microchip Technology]

ホームページ	http://www.microchip.com

Logo

14 / 32 page

23A1024/23LC1024

DS20005142C-page 14

 2012-2015 Microchip Technology Inc.

4.0

DUAL AND QUAD SERIAL

MODE

The 23A1024/23LC1024 also supports SDI (Serial

Dual) and SQI (Serial Quad) mode of operation when

used with compatible master devices. As a convention

for SDI mode of operation, two bits are entered per

clock using the SIO0 and SIO1 pins. Bits are clocked

MSB first.

For SQI mode of operation, four bits of data are entered

per clock, or one nibble per clock. The nibbles are

clocked MSB first.

4.1

Dual Interface Mode

The 23A1024/23LC1024 supports Serial Dual Input

(SDI) mode of operation. To enter SDI mode the EDIO

command must be clocked in (Figure 4-1). It should be

noted that if the MCU resets before the SRAM, the user

will need to determine the serial mode of operation of

the SRAM and reset it accordingly. Byte read and write

sequence in SDI mode is shown in Figure 4-2 and

Figure 4-3.

FIGURE 4-1:

ENTER SDI MODE (EDIO) FROM SPI MODE

SCK

High-Impedance

111

23A1024-I/ST/P データシート(PDF) 14 Page - Microchip Technology