データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS8952T データシート(PDF) 63 Page - Cirrus Logic

部品番号 CS8952T
部品情報  100BASE E-X AND 10BASE-T TRANSCEIVER
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8952T データシート(HTML) 63 Page - Cirrus Logic

Back Button CS8952T Datasheet HTML 59Page - Cirrus Logic CS8952T Datasheet HTML 60Page - Cirrus Logic CS8952T Datasheet HTML 61Page - Cirrus Logic CS8952T Datasheet HTML 62Page - Cirrus Logic CS8952T Datasheet HTML 63Page - Cirrus Logic CS8952T Datasheet HTML 64Page - Cirrus Logic CS8952T Datasheet HTML 65Page - Cirrus Logic CS8952T Datasheet HTML 66Page - Cirrus Logic CS8952T Datasheet HTML 67Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 86 page
background image
DS206TPP2
63
CS8952T
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
CIRRUS LOGIC ADVANCED PRODUCT DATABOOK
DESIGN CONSIDERATIONS
The CS8952T is a mixed-signal device containing
the high-speed digital and analog circuits required
to implement Fast Ethernet communication. It is
important the designer adhere to the following
guidelines and recommendations for proper and re-
liable operation of the CS8952T. These guidelines
will also benefit the design with good EMC perfor-
mance.
Twisted Pair Interface
The recommended connection of the twisted-pair
interface is shown if Figure 6. The unused cable
pairs are terminated to increase the common-mode
performance. Common-mode performance is also
improved by connecting the center taps of the RX
and TX input circuits to the DC-isolated ground
plane. The 0.01 µF capacitor C1 must provide 2KV
(1,500 Vrms for 60 seconds) of isolation to meet
802.3 requirements. If a shielded RJ45 connector is
used (recommended), the shield should be connect-
ed to chassis ground.
.
Internal Voltage Reference
A 4.99 k
Ω 1% biasing resistor must be connected
between the CS8952T RES pin and ground. This
resistor biases the internal analog circuits of the
CS8952T and should be placed as close as possible
to RES pin. Connect the other end of this resistor
directly to the ground plane. Connect the adjacent
CS8952T ground pins (pins 85 and 87) to the
grounded end of the resistor forming a “shield”
around the RES connection.
Clocking Schemes
The CS8952T may be clocked using one of three
possible schemes: using a 25 MHz crystal and the
49.9
0.1µF
CS8952
TX+
TX-
RX+
RX-
80
81
91
92
T1
1
2
3
4
5
6
7
8
RJ-45
SHLD
SHLD
16
15
2
1
14
3
10
11
6
7
12
TG22-3506
5
1%
49.9
1%
0.1µF
75
75
0.01µF
2KV
51
51
51
51
51
51
Figure 6. Recommended Connection of Twisted-Pair Ports (Network Interface Card)
4.99K
VSS
RES
VSS
CS8952
Via to
Ground
Plane
87
86
85
1%
Figure 7. Biasing Resistor Connection and Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com