| データシートサーチシステム |
|
DS1830U データシート(PDF) 4 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS1830U データシート(HTML) 4 Page - Dallas Semiconductor |
|
4 / 7 page ![]() D1830/A 4 of 7 APPLICATION DIAGRAM — CASCADE DELAY CONFIGURATIONS Figure 4 Note 1: The RST3 output tied to the pushbutton reset would be pulled to VCC through the 40kW resistor in the pushbutton input. If a stronger pull-up is required an additional pull-up resistor could be added. Note 2: When using the cascade configuration, it is important that the TOL pins of the master and the slave are configured so that the master’s VCCTP is greater than the slave’s VCCTP. This will ensure that when the master’s higher VCCTP is crossed, the resets will ripple through to the slave. TIMING DIAGRAM — POWER-DOWN Figure 5 MASTER SLAVE SEE NOTE 2 SEE NOTE 2 SEE NOTE 1 |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |