データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

DM9102AT データシート(PDF) 40 Page - List of Unclassifed Manufacturers

部品番号 DM9102AT
部品情報  Single Chip Fast Ethernet NIC controller
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ETC [List of Unclassifed Manufacturers]
ホームページ  
Logo ETC - List of Unclassifed Manufacturers

DM9102AT データシート(HTML) 40 Page - List of Unclassifed Manufacturers

Back Button DM9102AT Datasheet HTML 36Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 37Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 38Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 39Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 40Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 41Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 42Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 43Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 44Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 77 page
background image
DM9102A
Single Chip Fast Ethernet NIC controller
40
Final
Version: DM9102A-DS-F03
August 28, 2000
4
General Wake-up
Event
R
This bit reflects the current state of the wake-up event. It is cleared when either the
General Wake-up Event in the Function Event Register is cleared or when the
PME_Status in the PMC is cleared.
This bit is cleared upon hardware or software reset.
5:14
Reserved
R/W
Unpredictable on read
15
Interrupt
R
This bit reflects the internal state of a function specific interrupt. It is cleared when
the event that caused the interrupt was either masked in CSR7, or cleared in
CSR5.
This bit is cleared upon hardware or software reset.
16:31
Reserved
R/W
Unpredictable on read
4. Function Force Event Register: (offset 8Ch)
Bit
Name
Default
Description
0:3
Reserved
R/W
Unpredictable on read
4
Force Wake-up
W
Writing 1 to this bit sets the wake-up event field in the Function Event Register
(Function Event Register<4>), but not in the Function Present State Register
(Function Present State Register<4>).
Writing 0 has no effect.
5:14
Reserved
R/W
Unpredictable on read
15
Force Interrupt
W
Writing 1 to this bit sets the interrupt field in the Function Event Register (Function
Event Register<15>), but not in the Function Present State Register (Function
Present State Register<15>).
Writing 0 has no effect.
16:31
Reserved
R/W
Unpredictable on read



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com