CAM35C44 datasheet(14/50 Pages) SMSC

14 / 50 page

Host Interface Select

The Host Interface Select pins HS[1:0] (TABLE

1) determine the host interface type.

The encoding for these bits is shown in TABLE

The Host Interface Select pins are static

controls and must remain stable during device

operation.

TABLE 3 - HOST INTERFACE ENCODING

HOST INTERFACE

SELECT

HOST INTERFACE TYPE

HS1

HS0

Reserved

ISA

MULTIPLEXED ADDRESS/DATA, Non-ISA

Read/Write (FIGURE 5)

MULTIPLEXED ADDRESS/DATA,

ISA Read/Write (FIGURE 4)

Host Interface Pin Multiplexing

Pin multiplexing for the processor/host interface

(TABLE 1) is controlled by the Host Interface

Select pins HS[1:0].

ISA

signals

that

are

not

multiplexed,

IOCHRDY

and

nNOWS,

remain

operative

regardless of the state of the Host Interface

Select bits.

The following tables describe processor/host

interface multiplexing per pin or per pin group.

System Data Bus

TABLE 4 - SD[7:0] PIN MULTIPLEXING

MUX CONTROLS

PIN NAME

HS1

HS0

SELECTED FUNCTION

SD[7:0]

NOT DEFINED

SD[7:0]

AD[7:0]

CAM35C44 データシート(PDF) 14 Page - SMSC Corporation

CAM35C44 データシート(HTML) 14 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

データシートダウンロード