| データシートサーチシステム |
|
STM8AF5286UDX データシート(PDF) 84 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8AF5286UDX データシート(HTML) 84 Page - STMicroelectronics |
|
84 / 125 page ![]() Electrical characteristics STM8AF526x/8x/Ax STM8AF6269/8x/Ax 84/125 DocID14395 Rev 15 10.3.10 I2C interface characteristics Table 42. I2C characteristics Symbol Parameter Standard mode I2CFast mode I2C(1) Unit Min(2) Max(2) Min(2) Max(2) tw(SCLL) SCL clock low time 4.7 - 1.3 - µs tw(SCLH) SCL clock high time 4.0 - 0.6 - tsu(SDA) SDA setup time 250 - 100 - ns th(SDA) SDA data hold time 0(3) -0(4) 900(3) tr(SDA) tr(SCL) SDA and SCL rise time (VDD 3 V to 5.5 V) - 1000 - 300 tf(SDA) tf(SCL) SDA and SCL fall time (VDD 3 V to 5.5 V) - 300 - 300 th(STA) START condition hold time 4.0 - 0.6 - µs tsu(STA) Repeated START condition setup time 4.7 - 0.6 - tsu(STO) STOP condition setup time 4.0 - 0.6 - µs tw(STO:STA) STOP to START condition time (bus free) 4.7 - 1.3 - µs Cb Capacitive load for each bus line - 400 - 400 pF 1. fMASTER, must be at least 8 MHz to achieve max fast I2C speed (400 kHz) 2. Data based on standard I2C protocol requirement, not tested in production 3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time 4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |