STSPIN240 datasheet(10/26 Pages) STMICROELECTRONICS

10 / 26 page

Pin description

STSPIN240

10/26

DocID029313 Rev 3

Pin description

Figure 2. Pin connection (top view)

1. The exposed pad must be connected to ground.

Table 6. Pin description

No.

Name

Type

Function

PHA

Logic input

Phase input for bridge A

PWMA

Logic input

PWM input for bridge A

OUTA1

Power output Power bridge output side A1

SENSEA

Power output Sense output of the bridge A

OUTA2

Power output Power bridge output side A2

Supply

Device supply voltage

7, EPAD

GND

Ground

Device ground

OUTB2

Power output Power bridge output side B2

SENSEB

Power output Sense output of the bridge B

OUTB1

Power output Power bridge output side B1

REF

Analog input Reference voltage for the current limiter circuitry

TOFF

Analog input Internal oscillator frequency adjustment

EN\FAULT

Logic input\

open drain

output

Logic input 5 V compliant with open drain output.

This is the power stage enable (when low, the power stage

is turned off) and is forced low through the integrated open

drain MOSFET when a failure occurs.

PHA

PWMA

OUTA1

SENSEA

TOFF

REF

OUTB1

SENSEB

OUTA2

OUTB2

GND

EPAD

PWMB

PHB

EN\FAULT

STBY\

RESET

STSPIN240 データシート(PDF) 10 Page - STMicroelectronics

STSPIN240 データシート(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

データシートダウンロード