データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

VIPER012LSTR データシート(PDF) 23 Page - STMicroelectronics

部品番号 VIPER012LSTR
部品情報  Energy saving off-line high voltage converter
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VIPER012LSTR データシート(HTML) 23 Page - STMicroelectronics

Back Button VIPER012LSTR Datasheet HTML 19Page - STMicroelectronics VIPER012LSTR Datasheet HTML 20Page - STMicroelectronics VIPER012LSTR Datasheet HTML 21Page - STMicroelectronics VIPER012LSTR Datasheet HTML 22Page - STMicroelectronics VIPER012LSTR Datasheet HTML 23Page - STMicroelectronics VIPER012LSTR Datasheet HTML 24Page - STMicroelectronics VIPER012LSTR Datasheet HTML 25Page - STMicroelectronics VIPER012LSTR Datasheet HTML 26Page - STMicroelectronics VIPER012LSTR Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 36 page
background image
VIPer01
General description
DocID028751 Rev 1
23/36
4.13
VCC clamp protection
This protection can occur when the IC is supplied by auxiliary winding or diode from the
output voltage, when an output overvoltage produces an increase of VCC.
If VCC reaches the clamp level VCCclamp (30 V, min. referred to GND) the current injected
into the pin is monitored and if it exceeds the internal threshold Iclamp_max (30 mA, typ.) for
more than tclamp_max (500 µs, typ.), the PWM is disabled for tRESTART (1 s, typ.) and then
activated again in soft-start phase. The protection is disabled during the soft-start time.
4.14
Disable function
When the voltage across the pin is externally pulled above VDIS_th (1.2 V typ.) for more than
tDEB (for instance by a voltage divider connected to some higher voltages), the PWM is
disabled. If the voltage divider on the DIS pin is connected to the rectified mains, as shown
in Figure 30: "Connection for input overvoltage protection (isolated or non-isolated
topologies)", an input overvoltage protection can be built.
Figure 30: Connection for input overvoltage protection (isolated or non-isolated topologies)
In case of non-isolated topologies, by following the same principle an output overvoltage
protection can be built, as shown in Figure 31: "Connection for output overvoltage
protection (non-isolated topologies)".



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com