DS2196 datasheet(95/157 Pages) DALLAS

95 / 157 page

DS2196

95 of 157

BIC: BERT INTERFACE CONTROL REGISTER (Address = 50 Hex)

(MSB)

(LSB)

–

RFUS

RRCB

RABS

TBAT

TFUS

TTCB

TABS

SYMBOL

POSITION

NAME AND DESCRIPTION

–BIC.7

Not Assigned. Should be set to 0 when written to.

RFUS

BIC.6

Receive Framed/Unframed Select.

0 = BERT will not be sent data from the F-bit position (framed)

1 = BERT will be sent data from the F-bit position (unframed)

RRCB

BIC.5

Receive RCHBLK Select.

0 = do not use RCHBLK to select which DS0 channels are to be

routed to BERT

1 = use RCHBLK to select which DS0 channels are to be routed

to BERT

RABS

BIC.4

Receive Framer A or B Select.

0 = route data from framer A

1 = route data from framer B

TBAT

BIC.3

Transmit Byte Align Toggle. A 0 to 1 transition will force the

BERT to byte align it’s pattern with the transmit formatter.

This bit must be transitioned in order to byte align the Daly

Pattern.

TFUS

BIC.2

Transmit Framed/Unframed Select.

0 = BERT will not source data into the F-bit position (framed)

1 = BERT will source data into the F-bit position (unframed)

TTCB

BIC.1

Transmit TCHBLK Select.

0 = do not use TCHBLK to select which DS0 channels are to

contain BERT data

1 = use TCHBLK to select which DS0 channels are to contain

BERT data

TABS

BIC.0

Transmit Formatter A or B Select.

0 = route data to formatter A

1 = route data to formatter B

DS2196 データシート(PDF) 95 Page - Dallas Semiconductor

DS2196 データシート(HTML) 95 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード