データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

STK17TA8-R35I データシート(PDF) 4 Page - List of Unclassifed Manufacturers

部品番号 STK17TA8-R35I
部品情報  nvTime??Event Data Recorder 128K x 8 AutoStore??nvSRAM with Real-Time Clock Product Preview
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ETC [List of Unclassifed Manufacturers]
ホームページ  
Logo ETC - List of Unclassifed Manufacturers

STK17TA8-R35I データシート(HTML) 4 Page - List of Unclassifed Manufacturers

  STK17TA8-R35I Datasheet HTML 1Page - List of Unclassifed Manufacturers STK17TA8-R35I Datasheet HTML 2Page - List of Unclassifed Manufacturers STK17TA8-R35I Datasheet HTML 3Page - List of Unclassifed Manufacturers STK17TA8-R35I Datasheet HTML 4Page - List of Unclassifed Manufacturers STK17TA8-R35I Datasheet HTML 5Page - List of Unclassifed Manufacturers STK17TA8-R35I Datasheet HTML 6Page - List of Unclassifed Manufacturers STK17TA8-R35I Datasheet HTML 7Page - List of Unclassifed Manufacturers STK17TA8-R35I Datasheet HTML 8Page - List of Unclassifed Manufacturers STK17TA8-R35I Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 22 page
background image
STK17TA8
February 2004
4
Document Control # ML0023 rev 0.3
SRAM READ CYCLES #1 & #2
(VCC = 3.0V +20%, -10%)e
Note g: W must be high during SRAM READ cycles.
Note h: Device is continuously selected with E and G both low.
Note i:
Measured
± 200mV from steady state output voltage.
SRAM READ CYCLE #1: Address Controlledg, h
SRAM READ CYCLE #2: E Controlledg
NO.
SYMBOLS
PARAMETER
STK17TA8-25
STK17TA8-35
STK17TA8-45
UNITS
#1, #2
Alt.
MINMAX
MINMAX
MINMAX
1tELQV
tACS
Chip Enable Access Time
25
35
45
ns
2tAVAVg
tRC
Read Cycle Time
25
35
45
ns
3tAVQVh
tAA
Address Access Time
25
35
45
ns
4tGLQV
tOE
Output Enable to Data Valid
10
15
20
ns
5tAXQXh
tOH
Output Hold after Address Change
3
3
3
ns
6tELQX
tLZ
Chip Enable to Output Active
3
3
3
ns
7tEHQZi
tHZ
Chip Disable to Output Inactive
10
13
15
ns
8tGLQX
tOLZ
Output Enable to Output Active
0
0
0
ns
9tGHQZi
tOHZ
Output Disable to Output Inactive
10
13
15
ns
10
tELICCHf
tPA
Chip Enable to Power Active
0
0
0
ns
11
tEHICCLf
tPS
Chip Disable to Power Standby
25
35
45
ns
DATA VALID
5
tAXQX
3
tAVQV
DQ (DATA OUT)
ADDRESS
2
tAVAV
6
tELQX
STANDBY
DATA VALID
4
tGLQV
DQ (DATA OUT)
E
ADDRESS
2
tAVAV
G
ICC
ACTIVE
10
tELICCH
11
tEHICCL
7
tEHQZ
8
tGLQX
1
tELQV
9
tGHQZ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com