COM20020IP3V datasheet(57/72 Pages) SMSC

部品番号	COM20020IP3V

部品情報	COM20020 3.3V ULANC Universal Local Area Network Controller with 2K x 8 On-Board RAM

PDF	72 Pages

Scroll/Zoom	100%

メーカー	SMSC [SMSC Corporation]

ホームページ	http://www.smsc.com

Logo

57 / 72 page

FIGURE 15B - NON-MULTIPLEXED BUS, 80XX-LIKE CONTROL SIGNALS; READ CYCLE

A0-A2

VALID DATA

VALID

D0-D7

nCS

nRD

nWR

t10

Note 3

Note 2

Parameter

min

max

units

t10

-5

Address Setup to nRD Active

Address Hold from nRD Inactive

nCS Setup to nRD Active

nCS Hold from nRD Inactive

Cycle Time (nRD Low to Next Time Low)

nRD Low to Valid Data

nRD High to Data High Impedance

4TARB

*+30

100

60**

nRD Low Width

nRD High Width

nWR

to nRD Low

CASE 2: RBUSTMG bit = 1

The Microcontroller typically accesses the COM20020 on every other cycle.

Therefore, the cycle time specified in the microcontroller's datasheet

should be doubled when considering back-to-back COM20020 cycles.

Note 1:

t6 is measured from the latest active (valid) timing among nCS, nRD, A0-A2.

TARB is the Arbitration Clock Period

TARB is identical to Topr if SLOW ARB = 0

TARB is twice Topr if SLOW ARB = 1

Topr is the period of operation clock. It depends on CKUP1 and CKUP0 bits

Note 2:

Note 3:

COM20020IP3V データシート(PDF) 57 Page - SMSC Corporation

COM20020IP3V データシート(HTML) 57 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

データシートダウンロード