データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STR710FZ1T6 データシート(PDF) 33 Page - STMicroelectronics

部品番号 STR710FZ1T6
部品情報  ARM7TDMI 16/32-BIT MCU WITH FLASH, USB, CAN 5 TIMERS, ADC, 10 COMMUNICATIONS INTERFACES
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR710FZ1T6 データシート(HTML) 33 Page - STMicroelectronics

Back Button STR710FZ1T6 Datasheet HTML 29Page - STMicroelectronics STR710FZ1T6 Datasheet HTML 30Page - STMicroelectronics STR710FZ1T6 Datasheet HTML 31Page - STMicroelectronics STR710FZ1T6 Datasheet HTML 32Page - STMicroelectronics STR710FZ1T6 Datasheet HTML 33Page - STMicroelectronics STR710FZ1T6 Datasheet HTML 34Page - STMicroelectronics STR710FZ1T6 Datasheet HTML 35Page - STMicroelectronics STR710FZ1T6 Datasheet HTML 36Page - STMicroelectronics STR710FZ1T6 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 49 page
background image
STR71xF - ELECTRICAL CHARACTERISTICS
33/49
2.5 AC Electrical Characteristics
V33 = 3.3V ± 10%, TA = 27 °C unless otherwise specified.
Note
IDDRUN is the power consumption in applications exploiting the full performances of
the core (running at the maximum frequency).
Note
IDDWFI is the power consumption with PLLs off, VReg and Flash on. This guarantees
the minimum interrupt response time.
Note
IDDLP is the power consumption with PLLs, Main VReg and Flash off.
1)Refer to APBn_CKDIS register description.
Table 12. Power Consumption
Symbol
Parameter
Conditions
Value
Unit
Min
Typ
Max
IDDRUN
RUN Mode current
MCLK=50 MHz
See
Table 13
100
mA
IDDWFI
WFI Mode current
1 MHz System Clock
3
6
mA
IDDLP
LPWFI Mode current
32 kHz System Clock
200
µA
IDDSTP
STOP Mode current
Main VReg off, Flash in Power-Down
100
µA
IDDSB1
STANDBY Mode current
LP VReg and 32kHz Osc on
15
30
µA
IDDSB0
STANDBY Mode current
LP VReg, LVD, 32kHz Osc bypassed
3
10
µA
Table 13. IDDRUN Typical Data measurements, TA=25°C
Frequency
All Peripheral clocks enabled1)
(Reset Configuration)
All Peripheral clocks disabled1)
Unit
RAM Execution
Flash Execution
RAM Execution
Flash Execution
MCLK=1 MHz
PCLK=1 MHz
15
15
11
11
mA
MCLK=8 MHz
PCLK=8 MHz
19
20
15
17
MCLK=16 MHz
PCLK=8 MHz
23
27
19
23
MCLK=48 MHz
PCLK=6 MHz
43
53
40
50
MCLK=64 MHz
PCLK=8 MHz
53
N/A
48
N/A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com