LPS25H datasheet(9/45 Pages) STMICROELECTRONICS

9 / 45 page

DocID023722 Rev 5

9/45

LPS25H

Mechanical and electrical specifications

Figure 3. SPI slave timing diagram

Note:

Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both port.

2.3.2

I²C - inter IC control interface

Subject to general operating conditions for Vdd and TOP.

Table 6. I²C slave timing values

Symbol

Parameter (1)

I²C standard mode (1)

I²C fast mode (1)

Unit

Min

Max

Min

Max

f(SCL)

SCL clock frequency

100

400

kHz

tw(SCLL)

SCL clock low time

4.7

1.3

µs

tw(SCLH)

SCL clock high time

4.0

0.6

tsu(SDA)

SDA setup time

250

100

th(SDA)

SDA data hold time

0.01

3.45

0.9

µs

tr(SDA) tr(SCL) SDA and SCL rise time

1000

20 + 0.1Cb (2)

300

tf(SDA) tf(SCL) SDA and SCL fall time

300

20 + 0.1Cb (2)

300

th(ST)

START condition hold time

0.6

µs

tsu(SR)

Repeated START condition

setup time

4.7

0.6

tsu(SP)

STOP condition setup time

0.6

tw(SP:SR)

Bus free time between STOP

and START condition

4.7

1.3

1. Data based on standard I2C protocol requirement, not tested in production.

2. Cb = total capacitance of one bus line, in pF

LPS25H データシート(PDF) 9 Page - STMicroelectronics

LPS25H データシート(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

データシートダウンロード