| データシートサーチシステム |
|
STM32F411RET6 データシート(PDF) 108 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F411RET6 データシート(HTML) 108 Page - STMicroelectronics |
|
108 / 149 page ![]() Electrical characteristics STM32F411xC STM32F411xE 108/149 DocID026289 Rev 6 Figure 34. SPI timing diagram - slave mode and CPHA = 0 ta(SO) Data output access time Slave mode 7 - 21 ns tdis(SO) Data output disable time Slave mode 5 - 12 ns tv(SO) Data output valid time Slave mode (after enable edge), 2.7 V < VDD < 3.6 V -11 13 ns Slave mode (after enable edge), 1.7 V < VDD < 3.6 V -11 18.5 ns th(SO) Data output hold time Slave mode (after enable edge), 1.7 V < VDD < 3.6 V 8- - ns tv(MO) Data output valid time Master mode (after enable edge) - 4 6 ns th(MO) Data output hold time Master mode (after enable edge) 0 - - ns 1. Guaranteed by characterization results. 2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50% Table 60. SPI dynamic characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |