データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PC97307 データシート(PDF) 6 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 PC97307
部品情報  PC87307/PC97307 Plug and Play Compatible and PC97 Compliant SuperI/O
PDF  218 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC97307 データシート(HTML) 6 Page - National Semiconductor (TI)

Back Button PC97307 Datasheet HTML 2Page - National Semiconductor (TI) PC97307 Datasheet HTML 3Page - National Semiconductor (TI) PC97307 Datasheet HTML 4Page - National Semiconductor (TI) PC97307 Datasheet HTML 5Page - National Semiconductor (TI) PC97307 Datasheet HTML 6Page - National Semiconductor (TI) PC97307 Datasheet HTML 7Page - National Semiconductor (TI) PC97307 Datasheet HTML 8Page - National Semiconductor (TI) PC97307 Datasheet HTML 9Page - National Semiconductor (TI) PC97307 Datasheet HTML 10Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 218 page
background image
6
Table of Contents
www.national.com
2.10.7
CS1 Configuration Register, Second Level Index 06h ................................................ 40
2.10.8
Reserved, Second Level Index 07h ............................................................................. 40
2.10.9
CS2 Base Address MSB Register, Second Level Index 08h ...................................... 40
2.10.10 CS2 Base Address LSB Register, Second Level Index 09h ....................................... 40
2.10.11 CS2 Configuration Register, Second Level Index 0Ah ................................................ 40
2.10.12 Reserved, Second Level Indexes 0Bh-0Fh ................................................................. 40
2.10.13 Not Accessible, Second Level Indexes 10h-FFh ......................................................... 40
2.11
CARD CONTROL REGISTER BITMAPS .................................................................................. 41
3.0
Keyboard (and Mouse) Controller (KBC) (Logical Devices 0 and 1)
3.1
SYSTEM ARCHITECTURE ....................................................................................................... 43
3.2
FUNCTIONAL OVERVIEW ....................................................................................................... 44
3.3
DEVICE CONFIGURATION ...................................................................................................... 44
3.3.1
I/O Address Space ...................................................................................................... 44
3.3.2
Interrupt Request Signals ............................................................................................ 44
3.3.3
KBC Clock ................................................................................................................... 45
3.3.4
Timer or Event Counter ............................................................................................... 46
3.4
EXTERNAL I/O INTERFACES .................................................................................................. 46
3.4.1
Keyboard and Mouse Interface ................................................................................... 46
3.4.2
General Purpose I/O Signals ....................................................................................... 46
3.5
INTERNAL KBC - PC87307/PC97307 INTERFACE ................................................................. 47
3.5.1
The KBC DBBOUT Register, Offset 60h, Read Only .................................................. 47
3.5.2
The KBC DBBIN Register, Offset 60h (F1 Clear) or 64h (F1 Set), Write Only ............ 47
3.5.3
The KBC STATUS Register, Offset 64h, Read Only ................................................... 48
3.6
INSTRUCTION TIMING ............................................................................................................. 48
4.0
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2)
4.1
RTC OPERATION OVERVIEW ................................................................................................. 49
4.1.1
RTC Hardware and Functional Description ................................................................. 49
4.1.2
Timekeeping ................................................................................................................ 50
4.1.3
Power Supply .............................................................................................................. 51
4.1.4
Interrupt Handling ........................................................................................................ 52
4.2
THE RTC REGISTERS ............................................................................................................. 52
4.2.1
RTC Control Register A (CRA), Index 0Ah .................................................................. 52
4.2.2
RTC Control Register B (CRB), Index 0Bh ................................................................. 54
4.2.3
RTC Control Register C (CRC), Index 0Ch ................................................................. 54
4.2.4
RTC Control Register D (CRD), Index 0Dh ................................................................. 55
4.3
APC OVERVIEW ....................................................................................................................... 55
4.3.1
User Selectable Parameters ........................................................................................ 55
4.3.2
System Power States .................................................................................................. 56
4.3.3
System Power Switching Logic ................................................................................... 56
4.4
DETAILED FUNCTIONAL DESCRIPTION ................................................................................ 58
4.4.1
The ONCTL Signal ...................................................................................................... 58
4.4.2
Entering Power States ................................................................................................. 58
4.4.3
System Power-Up and Power-Off Activation Event Description .................................. 59



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com