 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
PC87351 データシート(PDF) 76 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87351 データシート(HTML) 76 Page - National Semiconductor (TI) |
|
|
76 / 86 page  11.0 Device Characteristics (Continued) 76 www.national.com 11.2.3 Host Interface I/O Cycle Timing 1. Not tested. Guaranteed by design. 2. Applicable for EPP mode only. Symbol Parameter Min Max Unit tAR Valid Address to Read Active 18 nsec tAW Valid Address to Write Active 18 nsec tDH Data Hold 0 nsec tDS Data Setup 18 nsec tHZ Read to Floating Data Bus1 13 25 nsec tRA Address Hold from Inactive Read 0 nsec tRCU Read Cycle Update1 45 nsec tRD Read Strobe Width 60 nsec tRDH Read Data Hold 10 nsec tRI Read Strobe to Clear IRQ 55 nsec tRVD Active Read to Valid Data 55 nsec tWA Address Hold from Inactive Write 0 nsec tWCU Write Cycle Update1 45 nsec tWI Write Strobe to Clear IRQ 55 nsec tWR Write Strobe Width 60 nsec RC Read Cycle = tAR + tRD + tRCU 1 123 nsec WC Write Cycle = tAW + tWR + tWC 1 123 nsec tWRR RD low after WR high1 80 nsec tRDYA RD/WR active to IOCHRDY active2 0 24 nsec tRDYI WAIT inactive to IOCHRDY inactive2 40 nsec tRWI IOCHRDY inactive to RD/WR inactive2 10 nsec |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
