PC87366 datasheet(233/240 Pages) NSC

233 / 240 page

14.0 Device Characteristics (Continued)

233

www.national.com

14.5.3

LCLK and LRESET

Symbol

Parameter

Min

Max

Units

tCYC

Note 1.

Note 1. The PCI may have any clock frequency between nominal DC and

33 MHz. Device operational parameters at frequencies under 16

MHz may be guaranteed by design rather than by testing. The clock

frequency may be changed at any time during the operation of the

system as long as the clock edges remain “clean” (monotonic) and

the minimum cycle and high and low times are not violated. The

clock may only be stopped in a low state.

LCLK Cycle Time

tHIGH

LCLK High Time

tLOW

LCLK Low Time

LCLK Slew RateNote 2.

Note 2. Rise and fall times are speciﬁed in terms of the edge rate measured

in V/ns. This slew rate must be met across the minimum peak-to-

peak portion of the clock wavering as shown below.

V/ns

LRESET Slew RateNote 3.

Note 3. The minimum LRESET slew rate applies only to the rising (de-

assertion) edge of the reset signal, and ensures that system noise

cannot render an otherwise a monotonic signal to appear to bounce

in the switching range.

mV/ns

0.6 VDD

0.2 VDD

0.5 VDD

0.4 VDD

0.3 VDD

0.4 VDD p-to-p

(minimum)

tHIGH

tLOW

3.3 V Clock

tCYC

PC87366 データシート(PDF) 233 Page - National Semiconductor (TI)

PC87366 データシート(HTML) 233 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード