L7987L datasheet(36/41 Pages) STMICROELECTRONICS

36 / 41 page

Application ideas

L7987L

36/41

DocID026362 Rev 3

Equation 38

The singularity

RHPZ = 2 · fRHPZ, computed at the maximum load and minimum input

voltage, is the limitation in the loop bandwidth design. Typically the maximum bandwidth,

fBW, is designed to be lower than one fourth of the above described singularity, in order to

achieve a good phase margin.

In case

Z and LC are lower than the target bandwidth, a type II compensation network is

enough for loop stabilization, following the compensation strategy described in Section 5.4.1

on page 25.

In case ceramic or very low ESR electrolytic output capacitors are used,

Z is typically

higher than the target fBW so a type III compensation network is necessary, as described in

Section 5.4.2 on page 27.

7.2

Negative buck-boost

The L7987L device can implement the step-up/down conversion with a negative output

voltage.

Figure 25 shows the schematic to regulate -12 V at the 1 A maximum load, assuming VIN

falling in the range 12 V to 48 V. No further external components are added to the standard

buck topology.

Figure 25. L7987L - negative (or inverting) buck-boost schematic example



















L7987L データシート(PDF) 36 Page - STMicroelectronics

L7987L データシート(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

データシートダウンロード