データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST1S14 データシート(PDF) 11 Page - STMicroelectronics

部品番号 ST1S14
部品情報  Power good open collector output
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST1S14 データシート(HTML) 11 Page - STMicroelectronics

Back Button ST1S14 Datasheet HTML 7Page - STMicroelectronics ST1S14 Datasheet HTML 8Page - STMicroelectronics ST1S14 Datasheet HTML 9Page - STMicroelectronics ST1S14 Datasheet HTML 10Page - STMicroelectronics ST1S14 Datasheet HTML 11Page - STMicroelectronics ST1S14 Datasheet HTML 12Page - STMicroelectronics ST1S14 Datasheet HTML 13Page - STMicroelectronics ST1S14 Datasheet HTML 14Page - STMicroelectronics ST1S14 Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 46 page
background image
DocID17977 Rev 2
11/46
ST1S14
Function description
4.1
Power supply and voltage reference
The internal regulator circuit consists of a start-up circuit, an internal voltage pre-regulator,
the bandgap voltage reference, and the bias block that provides current to all the blocks.
The starter supplies the start-up current to the entire device when the input voltage goes
high and the device is enabled (inhibit pin connected to ground). The pre-regulator block
supplies the bandgap cell with a pre-regulated voltage that has a very low supply voltage
noise sensitivity.
4.2
Voltage monitor
An internal block continuously senses the Vcc, Vref, and Vbg. If the monitored voltages are
good, the regulator begins operating. There is also a hysteresis on the VCC (UVLO).
Figure 4. Internal circuit
4.3
Soft-start
The startup phase minimizes the inrush current and decreases the stress of the power
components at the power up. The startup takes place when VIN crosses the selected UVLO
threshold. A internal counter (2816 clks) sets the soft start time (see Figure 5).
The reference of the error amplifier is ramped smootly in 704 steps (one step every 4 clks).
A low pass filter smooths each step to minimize output discontinuity. Considering the typical
850 kHz switching frequency, the phase two duration is 3.3 msec
The device has full load current capability during the soft start time in order to charge the
output capacitor (see Figure 5).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com