STA333SMLTR datasheet(5/17 Pages) STMICROELECTRONICS

5 / 17 page

DocID025317 Rev 2

5/17

STA333SML

Pin description

2.2

Pin list

Table 2. Pin description

Pin n°

Name

Description

Pad information

I/O pins

LRCKI

I²S Left/Right clock

BICKI

I²S serial clock

SDI

I²S serial data channels 1 & 2

XTI

Master clock input

PWDN

-’0’ = power-down; ‘1’=normal operation

INTLINE

-’0’ = power bridge in fault; ‘1’=normal operation

Power output pins

OUT1A

Positive output 1

OUT1B

Negative output 1

OUT2A

Positive output 2

OUT2B

Negative output 2

Power supplies (preliminary)

B2/C2

VCC1

Positive supply (upper MOSFET) to left H-bridge P output

E2/D2

VCC2

Positive supply (upper MOSFET) to right H-bridge P output

A1/B1

GND1

Negative supply (lower MOSFET) to left H-bridge P output

E1/F1

GND2

Negative supply (lower MOSFET) to right H-bridge P output

VCCREG Reference voltage to VCC

These pins are output pins

that must be externally

filtered. Do not connect

these pins to external supply

voltage.

GNDREG Reference voltage to ground

VDDREG Reference voltage to 3.3 V

VSS

Reference voltage to VCC - 3.3 V

VDD_DIG Digital supply

GND_DIG Digital ground

VDD_PLL PLL supply

GND_PLL PLL ground

A3, B3,

E3, F3

Not connected

STA333SMLTR データシート(PDF) 5 Page - STMicroelectronics

STA333SMLTR データシート(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

データシートダウンロード