データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STR710FZ2 データシート(PDF) 63 Page - STMicroelectronics

部品番号 STR710FZ2
部品情報  ARM7TDMI??32-bit MCU with Flash, USB, CAN, 5 timers, ADC, 10 communication interfaces
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR710FZ2 データシート(HTML) 63 Page - STMicroelectronics

Back Button STR710FZ2 Datasheet HTML 59Page - STMicroelectronics STR710FZ2 Datasheet HTML 60Page - STMicroelectronics STR710FZ2 Datasheet HTML 61Page - STMicroelectronics STR710FZ2 Datasheet HTML 62Page - STMicroelectronics STR710FZ2 Datasheet HTML 63Page - STMicroelectronics STR710FZ2 Datasheet HTML 64Page - STMicroelectronics STR710FZ2 Datasheet HTML 65Page - STMicroelectronics STR710FZ2 Datasheet HTML 66Page - STMicroelectronics STR710FZ2 Datasheet HTML 67Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 80 page
background image
STR71xFxx STR710RZ
Electrical parameters
Doc ID 10350 Rev 13
63/80
4.3.9
BSPI - buffered serial peripheral interface
Subject to general operating conditions for VDD, TA and fPCLK1 ,unless otherwise specified.
Refer to I/O port pin characteristics on page 51 for more details on the input/output alternate
function characteristics (SS, SCK, MOSI, MISO).
Table 36.
BSPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master
fPCLK1/254
fPCLK1/6
5.5
MHz
Slave
0
fPCLK1/8
3.3
tr(SCK)
tf(SCK)
SPI clock rise and fall time
capacitive charge
C=50 pF
14
ns
tsu(SS)
(1)
SS setup time
Slave
0
th(SS)
(1)
SS hold time
Slave
0
tw(SCKH)
(1)
tw(SCKL)
(1)
SCK high and low time
Master fPCLK1=33 MHz,
presc = 6
73
tsu(MI)
(1)
tsu(SI)
(1)
Data input setup time
Master
Slave
7
0
th(MI)
1)(2)
th(SI)
1)(2)
Data input hold time
Master
Slave
1xtPCLK1
2xtPCLK1
th(MI)
(1)
th(SI)
(1)
Data input hold time
Master fPCLK1=33 MHz
Slave fPCLK1=33 MHz
30
60
ta(SO)
1)(3)
Data output access time
Slave
0
1.5xtPCLK1+42
Slave fPCLK1=33 MHz
0
87
tdis(SO)
(1)(4)
Data output disable time
Slave
0
42
tv(SO)
(1)(2)
Data output valid time
Slave (after enable edge)
3xtPCLK1+45
fPCLK1=33 MHz
135
th(SO)
(1)
Data output hold time
Slave (after enable edge)
0
tv(MO)
(1)(2)
Data output valid time
Master (after enable edge)
2xtPCLK1+12
fPCLK1=33 MHz
72
th(MO)
(1)
Data output hold time
Master (after enable edge)
0
1.
Data based on design simulation and/or characterisation results, not tested in production.
2.
Depends on fPCLK1. For example, if fPCLK1=8 MHz, then tPCLK1 = 1/fPCLK1 =125 ns and tv(MO) = 255 ns.
3.
Min. time is the minimum time to drive the output and the max. time is the maximum time to validate the data.
4.
Min time is the minimun time to invalidate the output and the max time is the maximum time to put the data in Hi-Z.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com