データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PC87415 データシート(PDF) 12 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 PC87415
部品情報  PCI-IDE DMA Master Mode Interface Controller
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87415 データシート(HTML) 12 Page - National Semiconductor (TI)

Back Button PC87415 Datasheet HTML 8Page - National Semiconductor (TI) PC87415 Datasheet HTML 9Page - National Semiconductor (TI) PC87415 Datasheet HTML 10Page - National Semiconductor (TI) PC87415 Datasheet HTML 11Page - National Semiconductor (TI) PC87415 Datasheet HTML 12Page - National Semiconductor (TI) PC87415 Datasheet HTML 13Page - National Semiconductor (TI) PC87415 Datasheet HTML 14Page - National Semiconductor (TI) PC87415 Datasheet HTML 15Page - National Semiconductor (TI) PC87415 Datasheet HTML 16Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 42 page
background image
50 Configuration Registers (Continued)
Reg
RW
Description
(HEX)
40 – 42
RW
CONTROL REGISTER
(Continued)
(Continued)
Bit 12 0 e All accesses mapped to Base Address Register 10 and 14 bypass the data buffers
1 e IDE device accesses (Control Register bit 14e0) to offset 0 of the base address window
register 10 and 14 are buffered
Bit 13 0 e All accesses mapped to Base Address Register 18 and 1C bypass the data buffers
1 e IDE device accesses (Control Register bit 15e0) to offset 0 of the base address window
register 18 and 1C are buffered
Bit 14 0 e IDE device mapped to base address window registers 10 and 14
1 e Non-IDE device mapped to base address window registers 10 and 14
Bit 15 0 e IDE device mapped to base address window registers 18 and 1C
1 e Non-IDE device mapped to base address window registers 18 and 1C
Bit 16 0 e Channel 1 prefetch buffer disabled
1 e Channel 1 prefetch buffer enabled
Bit 17 0 e Channel 2 prefetch buffer disabled
1 e Channel 2 prefetch buffer enabled
Bit 18 0 e Resetidle State
1 e IDE
PWR has power onoff function
Bit 19 Reserved
Bit 29 0 e Channel 1 drive 1 IORDY handshaking for flow control
1 e Channel 1 drive 1 DMARQDMACK handshaking for flow control
Bit 21 0 e Channel 1 drive 2 IORDY handshaking for flow control
1 e Channel 1 drive 2 DMARQDMACK handshaking for flow control
Bit 22 0 e Channel 2 drive 1 IORDY handshaking for flow control
1 e Channel 2 drive 1 DMARQDMACK handshaking for flow control
Bit 23 0 e Channel 2 drive 2 IORDY handshaking for flow control
1 e Channel 2 drive 2 DMARQDMACK handshaking for flow control
43
R
WRITE BUFFER STATUS
This status information is used for power management Before the software
attempts to turn off power to the IDE drives it must ensure that the write buffer is empty
Bit 0 e 0 Channel 1 write buffer empty
1 Channel 1 write buffer not empty
Bit 1 e 0 Channel 2 write buffer empty
1 Channel 2 write buffer not empty
http
www nationalcom
12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com