データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS61575-IP1 データシート(PDF) 38 Page - Cirrus Logic

部品番号 CS61575-IP1
部品情報  T1/E1 LINE INTERFACE
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61575-IP1 データシート(HTML) 38 Page - Cirrus Logic

Back Button CS61575-IP1 Datasheet HTML 34Page - Cirrus Logic CS61575-IP1 Datasheet HTML 35Page - Cirrus Logic CS61575-IP1 Datasheet HTML 36Page - Cirrus Logic CS61575-IP1 Datasheet HTML 37Page - Cirrus Logic CS61575-IP1 Datasheet HTML 38Page - Cirrus Logic CS61575-IP1 Datasheet HTML 39Page - Cirrus Logic CS61575-IP1 Datasheet HTML 40Page - Cirrus Logic CS61575-IP1 Datasheet HTML 41Page - Cirrus Logic CS61575-IP1 Datasheet HTML 42Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 44 page
background image
applications. A letter at the intersection of a row
and column in Table 2 indicates that the selected
transformer is supported for use with the device.
The transformer is installed in the evaluation
board with pin 1 positioned to match the letter
illustrated on the drawing in Table 2. For exam-
ple, the Pulse Engineering PE-65388 transformer
may be used with the transmitter of the CS61575
device for 100
Ω T1 applications only (as indi-
cated by note 3) when installed in transformer
socket T1 with pin 1 at position D (upper right).
PROTOTYPING AREA
A prototyping area with power supply and ground
connections is provided on the evaluation board.
This area can be used to develop and test a vari-
ety of additional circuits like a data pattern gener-
ator, CS2180B framer, system synchronizer PLL,
or specialized interface logic.
EVALUATION HINTS
1. Properly terminate TTIP/TRING when evaluat-
ing the transmit output signal. For more informa-
tion concerning pulse shape evaluation, refer to
the Crystal application note entitled "Measure-
ment and Evaluation of Pulse Shapes in T1/E1
Transmission Systems."
2. Change the receiver terminating resistors R9
and R10 when evaluating E1 applications. Resis-
tors R9 and R10 should be replaced with 240
resistors for terminating 120
Ω E1 twisted-pair
lines or 150
Ω resistors for terminating 75Ω E1
coaxial lines. Two 243
Ω resistors and two 150Ω
resistors are included with the evaluation board
for this purpose.
3. Closing a DIP switch on S2 towards the label
sets the device control pin of the same name to
logic 1 (+5 Volts).
4. To avoid damage to the external host controller
connected to JP1, all S2 switch positions (except
CLKE) should be open. In the Host operating
mode, the CLKE switch selects the active edge of
SCLK and RCLK.
LINE INTERFACE EVALUATION BOARD
38
DS40DB3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com