ADCS9888 datasheet(7/34 Pages) NSC

7 / 34 page

Pin Descriptions (Continued)

Label

Type

Description

Power Supply

1, 6, 7, 10, 14, 18,

21, 25, 26, 34, 37

Power

Supply

Main power supply for analog and digital circuitry inside the IC. The data

outputs and PLL are powered from separate buses for additional noise

isolation.

56, 69, 79, 89, 98,

102, 112, 122

Power

Supply

Power supply for digital data outputs. This voltage can be operated at

voltages below the Main Power Supply, down to 2.5V, to provide

convenient interfaces to lower voltage circuitry.

47, 48, 52

Power

Supply

Phase Locked Loop Power Supply. This input should be well filtered,

isolated, and decoupled, to provide a very stable, low noise, voltage

source for the PLL and VCO circuitry in the ADCS9888.

3, 4, 11, 15, 19, 22,

27, 28, 35, 36, 40,

41, 46, 49, 51, 55,

65-68, 78, 88,

99-101, 111, 121,

128

GND

Ground

Ground Return. Ground return for all circuitry on the chip. For best

performance, the printed circuit board should be designed using a single

solid ground plane. Other ICs should be placed to minimize the effects of

noisy digital ground returns interfering with the ADCS9888 operation.

39, 39

To ensure compliance with designs using the AD9888, these pins are not

connected to the IC die. They may be physically connected to either V

D or

with no effect on operation, performance, or reliability.

ADCS9888 データシート(PDF) 7 Page - National Semiconductor (TI)

ADCS9888 データシート(HTML) 7 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

データシートダウンロード

リンク URL

ADCS9888 データシート(PDF) 7 Page - National Semiconductor (TI)

ADCS9888 データシート(HTML) 7 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

データシート ダウンロード

リンク URL

データシートダウンロード