データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

RT5016C データシート(PDF) 37 Page - Richtek Technology Corporation

部品番号 RT5016C
部品情報  I2C Programmable Multi-Channel PMU
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RICHTEK [Richtek Technology Corporation]
ホームページ  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

RT5016C データシート(HTML) 37 Page - Richtek Technology Corporation

Back Button RT5016C Datasheet HTML 33Page - Richtek Technology Corporation RT5016C Datasheet HTML 34Page - Richtek Technology Corporation RT5016C Datasheet HTML 35Page - Richtek Technology Corporation RT5016C Datasheet HTML 36Page - Richtek Technology Corporation RT5016C Datasheet HTML 37Page - Richtek Technology Corporation RT5016C Datasheet HTML 38Page - Richtek Technology Corporation RT5016C Datasheet HTML 39Page - Richtek Technology Corporation RT5016C Datasheet HTML 40Page - Richtek Technology Corporation RT5016C Datasheet HTML 41Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 68 page
background image
RT5016C
37
DS5016C-02
November 2016
www.richtek.com
Copyright
2016 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
©
INT vs. Fault/Status Timing Diagram
Interrupt vs. Events (I2C Status Bits)
When PMU turns on with event
condition
During PMU on
INT assert
(Turn to low)
No Event (0)
Event has
occurred (1)
Event appear
(0
 1)
Event disappear
(1
 0)
PGOOD
No
Yes
Yes
Yes
NoBAT
No
Yes
Yes
Yes
TS_METER [2:0] = 000
(Event may be cold or
hot, VP UVLO, NoBAT)
No
Yes
Yes
Yes
EOC
No
Yes
Yes
Yes
THR
No
Yes
Yes
Yes
SAFE
No
Yes
Yes
Yes
DPM
No
Yes
Yes
Yes
CHGRUN
No
No
No
Yes
Interrupt Indicator
The RT5016C provides an interrupt indicator output pin (INT). INT is an open-drain output which is controlled by A9.INT
bit. When the PGOOD, TS_Meter [2:0], EOC, THR, SAFE, NoBAT, CHGRUN, DPM status bits toggle, the A9.INT bit
will be set to high. In order to reset the interrupt status, a
“0” must be written to the A9.INT bit or power on the PMU
again. The timing diagram is shown below :
THR
EOC
PGOOD
A9.INT bit is written to "0"
TS_Meter [2:0]
NoBAT
CHGRUN
DPM
SAFE
INT
When the A9.INT bit is written to "0", the INT will be set to high.
When Mask_DPM = 1 and DPM event change, the INT would not be asserted.
(Mask_DPM = 0)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com