SC16C754 datasheet(13/49 Pages) PHILIPS

13 / 49 page

Philips Semiconductors

SC16C754

Quad UART with 64-byte FIFO

Product data

Rev. 04 — 19 June 2003

13 of 49

9397 750 11618

[1]

Registers DLL, DLH, SPR, Xon1, Xon2, Xoff1, Xoff2 are not reset by the top-level reset signal

RESET, i.e., they hold their initialization values during reset.

Table 5 summarizes the state of registers after reset.

Table 4:

Reset control

Reset state

Interrupt enable register

RESET

All bits cleared.

Interrupt identiﬁcation register

RESET

Bit 0 is set. All other bits cleared.

FIFO control register

RESET

All bits cleared.

Line control register

RESET

Reset to 00011101 (1D hex).

Modem control register

RESET

All bits cleared.

Line status register

RESET

Bits 5 and 6 set. All other bits cleared.

Modem status register

RESET

Bits 0-3 cleared. Bits 4-7 input signals.

Enhanced feature register

RESET

All bits cleared.

Receiver holding register

RESET

Pointer logic cleared.

Transmitter holding register

RESET

Pointer logic cleared.

Transmission control register

RESET

All bits cleared.

Trigger level register

RESET

All bits cleared.

Table 5:

Signal RESET functions

Signal

Reset control

Reset state

RESET

high

RTS

RESET

high

DTR

RESET

high

RXRDY

RESET

high

TXRDY

RESET

low

SC16C754 データシート(PDF) 13 Page - NXP Semiconductors

SC16C754 データシート(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

データシートダウンロード

リンク URL

SC16C754 データシート(PDF) 13 Page - NXP Semiconductors

SC16C754 データシート(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

データシート ダウンロード

リンク URL

データシートダウンロード