CS61577-IP1 datasheet(3/44 Pages) CIRRUS

3 / 44 page

ANALOG SPECIFICATIONS (TA = -40

°C to 85°C; TV+, RV+ = 5.0V ±5%; GND = 0V)

Parameter

Min

Typ

Max

Units

Transmitter

AMI Output Pulse Amplitudes

(Note 11)

E1, 75

Ω

(Note 12)

E1, 120

Ω

(Note 13)

T1, (FCC Part 68)

(Note 14)

T1, DSX-1

(Note 15)

2.14

2.7

2.4

2.37

3.0

2.6

3.3

3.6

Load Presented To Transmitter Output

(Note 11)

Ω

Jitter Added During Remote Loopback

(Note 16)

10Hz - 8kHz

8kHz - 40kHz

10Hz - 40kHz

Broad Band

0.005

0.008

0.010

0.015

Power in 2kHz band about 772kHz

(Notes 11, 17)

12.6

17.9

dBm

Power in 2kHz band about 1.544MHz

(Notes 11, 17)

(referenced to power in 2kHz band at 772kHz)

-29

-38

Positive to Negative Pulse Imbalance

(Notes 11, 17)

0.2

0.5

Transmitter Output Impedance

(Notes 17, 18)

Ω

Transmitter Short Circuit Current

(Notes 11, 19)

mA RMS

Notes: 11. Using a 0.47

µF capacitor in series with the primary of a transformer recommended

in the Applications Section.

12. Pulse amplitude measured at the output of the transformer across a 75

Ω load for line length

settings LEN2/1/0 = 0/0/1 and 0/0/0. For LEN2/1/0 = 0/0/0 only, a 4.4

Ω resistor is required

in series with the transformer primary.

13. Pulse amplitude measured at the output of the transformer across a 120

Ω load for line length

setting LEN2/1/0 = 0/0/0.

14. Pulse amplitude measured at the output of the transformer across a 100

Ω load for line length

setting LEN2/1/0 = 0/1/0.

15. Pulse amplitude measured at the DSX-1 Cross-Connect for all line length settings from

LEN2/1/0 = 0/1/1 to LEN2/1/0 = 1/1/1.

16. Input signal to RTIP/RRING is jitter free. Values will reduce slightly if jitter free clock is input to TCLK.

17. Not production tested. Parameters guaranteed by design and characterization.

18. Measured between the TTIP and TRING pins at 772 kHz during marks and spaces.

19. Measured broadband through a 0.5

Ω resistor across the secondary of the transmitter transformer

during the transmission of an all ones data pattern with LEN2/1/0 = 0/0/0 or 0/0/1.

CS61577

DS155PP2

CS61577-IP1 データシート(PDF) 3 Page - Cirrus Logic

CS61577-IP1 データシート(HTML) 3 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

データシートダウンロード

リンク URL

CS61577-IP1 データシート(PDF) 3 Page - Cirrus Logic

CS61577-IP1 データシート(HTML) 3 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

データシート ダウンロード

リンク URL

データシートダウンロード