| データシートサーチシステム |
|
AT83C5111 データシート(PDF) 65 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT83C5111 データシート(HTML) 65 Page - ATMEL Corporation |
|
65 / 86 page ![]() 65 AT8xC5111 4190A–8051–11/02 Table 6. IPL1 Register IPL1 - Interrupt Priority Low Register 1 (S:B2H) Reset value = XXXX X00Xb Not Bit addressable. 765 43210 ---- - PSPI PADC - Bit Number Bit Mnemonic Description 7- Reserved The value read from this bit is indeterminate. Do not set this bit. 6- Reserved The value read from this bit is indeterminate. Do not set this bit. 5- Reserved The value read from this bit is indeterminate. Do not set this bit. 4- Reserved The value read from this bit is indeterminate. Do not set this bit. 3- Reserved The value read from this bit is indeterminate. Do not set this bit. 2PSPI SPI Interrupt Priority level less significant bit. Refer to PSPIH for priority level. 1PADC ADC Interrupt Priority level less significant bit. Refer to PADCH for priority level. 0- Reserved The value read from this bit is indeterminate. Do not set this bit. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |