データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9430 データシート(PDF) 9 Page - Analog Devices

部品番号 AD9430
部品情報  3.3V A/D Converter
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9430 データシート(HTML) 9 Page - Analog Devices

Back Button AD9430 Datasheet HTML 5Page - Analog Devices AD9430 Datasheet HTML 6Page - Analog Devices AD9430 Datasheet HTML 7Page - Analog Devices AD9430 Datasheet HTML 8Page - Analog Devices AD9430 Datasheet HTML 9Page - Analog Devices AD9430 Datasheet HTML 10Page - Analog Devices AD9430 Datasheet HTML 11Page - Analog Devices AD9430 Datasheet HTML 12Page - Analog Devices AD9430 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 45 page
background image
AD9430
Rev. E | Page 8 of 44
SWITCHING SPECIFICATIONS
AVDD = 3.3 V, DRVDD = 3.3 V, TMIN = –40°C, TMAX = +85°C, unless otherwise noted.
Table 4.
Test
AD9430-170
AD9430-210
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Min
Typ
Max
Unit
Maximum Conversion Rate1
Full
VI
170
210
MSPS
Minimum Conversion Rate1
Full
V
40
40
MSPS
CLK+ Pulse Width High (tEH)1
Full
IV
2
12.5
2
12.5
ns
CLK+ Pulse Width Low (tEL)1
Full
IV
2
12.5
2
12.5
ns
DS Input Setup Time (tSDS)2
Full
IV
–0.5
–0.5
ns
DS Input Hold Time (tHDS)2
Full
IV
1.75
1.75
ns
OUTPUT (CMOS Mode)
Valid Time (tV)
Full
IV
2
2
ns
Propagation Delay (tPD)
Full
IV
3.8
5
3.8
5
ns
Rise Time (tR) (20% to 80%)
25°C
V
1
1
ns
Fall Time (tF) (20% to 80%)
25°C
V
1
1
ns
DCO Propagation Delay (tCPD)
Full
IV
3.8
5
3.8
5
ns
Data to DCO Skew (tPD to tCPD)
Full
IV
–0.5
0
+0.5
–0.5
0
+0.5
ns
Interleaved Mode (A, B Latency)
Full
IV
14, 14
14, 14
Cycles
Parallel Mode (A, B Latency)
Full
IV
15, 14
15, 14
Cycles
OUTPUT (LVDS Mode)
Valid Time (tV)
Full
VI
2.0
2.0
ns
Propagation Delay (tPD)
Full
VI
3.2
4.3
3.2
4.3
ns
Rise Time (tR) (20% to 80%)
25°C
V
0.5
0.5
ns
Fall Time (tF) (20% to 80%)
25°C
V
0.5
0.5
ns
DCO Propagation Delay (tCPD)
Full
VI
1.8
2.7
3.8
1.8
2.7
3.8
ns
Data to DCO Skew (tPD – tCPD)
Full
IV
0.2
0.5
0.8
0.2
0.5
0.8
ns
Latency
Full
IV
14
14
Cycles
APERTURE DELAY (tA)
25°C
V
1.2
1.2
ns
APERTURE UNCERTAINTY (Jitter, tJ)
25°C
V
0.25
0.25
ps rms
OUT OF RANGE RECOVERY TIME (CMOS and LVDS)
25°C
V
1
1
Cycles
1 All ac specifications tested by differentially driving CLK+ and CLK−.
2 DS inputs used in CMOS mode only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com