データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

AR0141CS データシート(PDF) 39 Page - ON Semiconductor

部品番号 AR0141CS
部品情報  1/4?릋nch Digital Image Sensor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0141CS データシート(HTML) 39 Page - ON Semiconductor

Back Button AR0141CS Datasheet HTML 35Page - ON Semiconductor AR0141CS Datasheet HTML 36Page - ON Semiconductor AR0141CS Datasheet HTML 37Page - ON Semiconductor AR0141CS Datasheet HTML 38Page - ON Semiconductor AR0141CS Datasheet HTML 39Page - ON Semiconductor AR0141CS Datasheet HTML 40Page - ON Semiconductor AR0141CS Datasheet HTML 41Page - ON Semiconductor AR0141CS Datasheet HTML 42Page - ON Semiconductor AR0141CS Datasheet HTML 43Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 48 page
background image
AR0141CS
www.onsemi.com
39
Table 20.
I/O TIMING CHARACTERISTICS (1.8 V VDD_IO)
(Conditions: fPIXCLK = 37.125 MHz (720P30fps; VDD_IO = 1.8 V)
Symbol
Definition
Condition
Min
Typ
Max
Unit
fEXTCLK1
Input clock frequency
PLL enabled
6
–
50
MHz
fEXTCLK1
Input clock frequency
PLL enabled
6
–
50
MHz
tEXTCLK1
Input clock period
PLL enabled
20
–
166.6666667
ns
tR
Input clock rise time
–
3
–
ns
tF
Input clock fall time
–
3
–
ns
tRR
PIXCLK rise time
PCLK slew rate setting = 2
3.2
5.6
9.5
ns
tFP
PIXCLK fall time
PCLK slew rate setting = 2
2.9
5.0
8.8
ns
Clock duty cycle
45
50
55
%
tJITTER2
Input clock jitter at 27 MHz
–
–
600
ps
fPIXCLK
PIXCLK frequency
Default PLL configuration
6
37.125
74.25
MHz
tPD
PIXCLK to Data[11:0]
PCLK slew rate setting = 2
Parallel slew rate setting = 2
−2.2
–
5.9
ns
tPFH
PIXCLK to FV high
PCLK slew rate setting = 2
Parallel slew rate setting = 2
−0.9
–
4.5
ns
tPLH
PIXCLK to LV high
PCLK slew rate setting = 2
Parallel slew rate setting = 2
−0.9
–
4.6
ns
tPFL
PIXCLK to FV low
PCLK slew rate setting = 2
Parallel slew rate setting = 2
−1.7
–
3.1
ns
tPLL
PIXCLK to FV low
PCLK slew rate setting = 2
Parallel slew rate setting = 2
−1.6
–
3.4
ns
CLOAD
Output load capacitance
–
30
–
pF
CIN
Input pin capacitance
–
2.5
–
pF
1. Slew rate setting = 2 for PIXCLK
Slew rate setting = 2 for parallel ports
Table 21.
I/O RISE SLEW RATE (2.8 V VDD_IO)
Parallel Slew Rate
(R0x306E[15:13])
Conditions
Min
Typ
Max
Units
7
Default
0.83
1.38
2.1
V/ns
6
Default
0.71
1.2
1.84
V/ns
5
Default
0.64
1.07
1.65
V/ns
4
Default
0.56
0.94
1.44
V/ns
3
Default
0.47
0.79
1.21
V/ns
2
Default
0.39
0.64
0.98
V/ns
1
Default
0.29
0.48
0.74
V/ns
0
Default
0.2
0.32
0.49
V/ns
1. 30pf loads at nominal voltages.
Table 22.
I/O FALL SLEW RATE (2.8 V VDD_IO)
Parallel Slew Rate
(R0x306E[15:13])
Conditions
Min
Typ
Max
Units
7
Default
0.76
1.25
1.85
V/ns
6
Default
0.67
1.12
1.68
V/ns
5
Default
0.61
1.04
1.56
V/ns
4
Default
0.55
0.93
1.41
V/ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com