AD9925BBCZ datasheet(7/96 Pages) AD

7 / 96 page

AD9925

Rev. A | Page 7 of 96

TIMING SPECIFICATIONS

CL = 20 pF, AVDD = DVDD = DRVDD = 3.0 V, fCLI = 36 MHz, unless otherwise noted.

Table 5.

Parameter

Symbol

Min

Typ

Max

Unit

MASTER CLOCK, CLI (Figure 17)

CLI Clock Period

tCONV

27.8

CLI High/Low Pulse Width

11.2

13.9

16.6

Delay from CLI Rising Edge to Internal Pixel Position 0

tCLIDLY

AFE CLPOB PULSE WIDTH1, 2 (Figure 23 and Figure 29)

Pixels

AFE SAMPLE LOCATION1 (Figure 20)

SHP Sample Edge to SHD Sample Edge

tS1

12.5

13.9

DATA OUTPUTS (Figure 21 and Figure 22)

Output Delay from DCLK Rising Edge, Default Value1

tOD

Inhibited Area for DOUTPHASE Edge Location1

tDOUTINH

SHDLOC

SHDLOC + 11

Pipeline Delay from SHP/SHD Sampling to DOUT

Cycles

SERIAL INTERFACE (Figure 74 and Figure 75)

Maximum SCK Frequency

fSCLK

MHz

SL to SCK Setup Time

tLS

SCK to SL Hold Time

tLH

SDATA Valid to SCK Rising Edge Setup

tDS

SCK Falling Edge to SDATA Valid Hold

tDH

SCK Falling Edge to SDATA Valid Read

tDV

1 Parameter is register-programmable.

2 Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.

AD9925BBCZ データシート(PDF) 7 Page - Analog Devices

AD9925BBCZ データシート(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

データシートダウンロード