データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM29PDL128G データシート(PDF) 44 Page - SPANSION

部品番号 AM29PDL128G
部品情報  128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIO Control
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SPANSION [SPANSION]
ホームページ  http://www.spansion.com
Logo SPANSION - SPANSION

AM29PDL128G データシート(HTML) 44 Page - SPANSION

Back Button AM29PDL128G Datasheet HTML 40Page - SPANSION AM29PDL128G Datasheet HTML 41Page - SPANSION AM29PDL128G Datasheet HTML 42Page - SPANSION AM29PDL128G Datasheet HTML 43Page - SPANSION AM29PDL128G Datasheet HTML 44Page - SPANSION AM29PDL128G Datasheet HTML 45Page - SPANSION AM29PDL128G Datasheet HTML 46Page - SPANSION AM29PDL128G Datasheet HTML 47Page - SPANSION AM29PDL128G Datasheet HTML 48Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 69 page
background image
July 29, 2002
Am29PDL128G
43
P R E L I M I NARY
Legend:
BA = Address of bank switching to autoselect mode, bypass mode, or
erase. Determined by A21:A19, see Tables 4 and 5 for more detail.
PA = Program Address (A21:A-1). Addresses latch on falling edge of
WE# or CE# pulse, whichever happens later.
PD = Program Data (DQ15:DQ0) written to location PA. Data latches
on rising edge of WE# or CE# pulse, whichever happens first.
RA = Read Address (A21:A-1).
RD = Read Data (DQ15:DQ0) from location RA.
SA = Sector Address (A21:A12) for verifying (in autoselect mode) or
erasing.
WD = Write Data. See “Configuration Register” definition for specific
write data. Data latched on rising edge of WE#.
X = Don’t care
Notes:
1.
See Table 1 for description of bus operations.
2.
All values are in hexadecimal.
3.
Shaded cells in table denote read cycles. All other cycles are
write operations.
4.
During unlock and command cycles, when lower address bits are
555 or AAAh as shown in table, address bits higher than A11
(except where BA is required) and data bits higher than DQ7 are
don’t cares.
5.
No unlock or command cycles required when bank is reading
array data.
6.
Reset command is required to return to reading array (or to
erase-suspend-read mode if previously in Erase Suspend) when
a bank is in autoselect mode, or if DQ5 goes high (while bank is
providing status information).
7.
Cycle 4 of autoselect command sequence is a read cycle. See
Autoselect Command Sequence section for more information.
8.
The data is 80h for factory locked and 00h for not factory locked.
9.
The data is 00h for an unprotected sector group and 01h for a
protected sector group.
10. Device ID must be read across cycles 4, 5, and 6.
11. System may read and program in non-erasing sectors, or enter
autoselect mode, when in Program/Erase Suspend mode.
Program/Erase Suspend command valid only during a sector
erase operation, and requires bank address.
12. Program/Erase Resume command valid only during Erase
Suspend mode, and requires bank address.
13. Command is valid when device is ready to read array data or
when device is in autoselect mode.
14. ACC must be at VID during entire operation of this command.
15. Command ignored during any Embedded Program, Embedded
Erase, or Suspend operation.
16. Unlock Bypass Entry command required prior to any Unlock
Bypass operation. Unlock Bypass Reset command is required to
return to reading array.
Table 16.
Memory Array Command Definitions (x16 Mode)
Command (Notes)
Bus Cycles (Notes 1–4)
Addr Data Addr Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Read (5)
1
RA
RD
Reset (6)
1
XXX
F0
Autoselect
(Note 7)
Manufacturer ID
4
555
AA
2AA
55
555
90
(BA)X00
01
Device ID (10)
6
555
AA
2AA
55
555
90
(BA)X01
7E
(BA)X0E
0D
(BA)X0F
00
SecSi Sector Factory
Protect
4
555
AA
2AA
55
555
90
X03
(see
Note
8)
Sector Group Protect
Verify (9)
4
555
AA
2AA
55
555
90
SA02
XX00/
XX01
Program
4
555
AA
2AA
55
555
90
PA
PD
Chip Erase
6
AAA
AA
555
55
AAA
80
AAA
AA
555
55
AAA
10
Sector Erase
6
AAA
AA
555
55
AAA
80
AAA
AA
555
55
SA
30
Program/Erase Suspend (11)
1
BA
B0
Program/Erase Resume (12)
1
BA
30
CFI Query (13)
1
55
98
Accelerated Program (15)
2
XX
A0
PA
PD
Configuration Register Verify
4
AAA
AA
555
55
(BA)AAA
C6
(BA)XX
RD
Configuration Register Write (16)
4
AAA
AA
555
55
AAA
D0
XX
WD
Unlock Bypass Entry (17)
3
AAA
AA
555
55
AAA
20
Unlock Bypass Program (17)
2
XX
A0
PA
PD
Unlock Bypass Erase (17)
2
XX
80
XX
10
Unlock Bypass CFI (13, 17)
1
XX
98
Unlock Bypass Reset (17)
2
XX
90
XX
00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com