データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

IMX7SCEC データシート(PDF) 36 Page - NXP Semiconductors

部品番号 IMX7SCEC
部品情報  i.MX 7Solo Family
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX7SCEC データシート(HTML) 36 Page - NXP Semiconductors

Back Button IMX7SCEC Datasheet HTML 32Page - NXP Semiconductors IMX7SCEC Datasheet HTML 33Page - NXP Semiconductors IMX7SCEC Datasheet HTML 34Page - NXP Semiconductors IMX7SCEC Datasheet HTML 35Page - NXP Semiconductors IMX7SCEC Datasheet HTML 36Page - NXP Semiconductors IMX7SCEC Datasheet HTML 37Page - NXP Semiconductors IMX7SCEC Datasheet HTML 38Page - NXP Semiconductors IMX7SCEC Datasheet HTML 39Page - NXP Semiconductors IMX7SCEC Datasheet HTML 40Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 152 page
background image
Electrical characteristics
i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017
NXP Semiconductors
36
4.2.1.5
LDO_SVNS_1P8
1.8 V LDO from coin cell to generate 1.8 V power for SNVS and 32 K RTC. The LDO_SNVS_1P8
regulator implements a fixed linear-regulator function from VDD_SNVS_IN (see Table 9 for minimum
and maximum input requirements). The typical output is 1.7 V. It is intended for use with the internal
SNVS circuitry and 32 K RTC. For additional information, see the i.MX 7Solo Application Processor
Reference Manual (IMX7SRM).
4.3
PLL electrical characteristics
4.4
On-chip oscillators
4.4.1
OSC24M
Power for the oscillator is supplied from a clean source of VDDA_1P8. This block implements an
amplifier that when combined with a suitable quartz crystal and external load capacitors implements an
oscillator. The oscillator is powered from VDDA_1P8.
Table 20. PLL Electrical Parameters
PLL type
Parameter
Value
AUDIO_PLL
Clock output range
650 MHz–1.3 GHz
Reference clock
24 MHz
Lock time
<11250 reference cycles
VIDEO_PLL
Clock output range
650 MHz–1.3 GHz
Reference clock
24 MHz
Lock time
<383 reference cycles
SYS_PLL
Clock output range
480 MHz
Reference clock
24 MHz
Lock time
<383 reference cycles
ENET_PLL
Clock output range
650 MHz–1.3 GHz, set to 1.0 GHz
Reference clock
24 MHz
Lock time
<11250 reference cycles
ARM_PLL
Clock output range
800 MHz–1.2 GHz
Reference clock
24 MHz
Lock time
<2250 reference cycles
DRAM_PLL
Clock output range
800 MHz–1066 MHz
Reference clock
24 MHz
Lock time
>2250 reference cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com