| データシートサーチシステム |
|
AM652X データシート(PDF) 15 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM652X データシート(HTML) 15 Page - Texas Instruments |
|
15 / 299 page ![]() Copyright © 2017–2018, Texas Instruments Incorporated Terminal Configuration and Functions Submit Documentation Feedback Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527 15 AM6548, AM6528, AM6546 AM6526, AM6527 www.ti.com SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018 Table 4-1. Pin Attributes (continued) BALL NUMBER [1] BALL NAME [2] SIGNAL NAME [3] MUXMODE [4] TYPE [5] BALL RESET STATE [6] BALL RESET REL. MUXMODE [7] I/O VOLTAGE VALUE [8] POWER [9] HYS [10] BUFFER TYPE [11] PULL UP/DOWN TYPE [12] DSIS [13] RXACTIVE/ TXDISABL E [14] A12 DDR_DQS2N DDR_DQS2N IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD A13 DDR_DQS2P DDR_DQS2P IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD A16 DDR_DQS3N DDR_DQS3N IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD A15 DDR_DQS3P DDR_DQS3P IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD B19 DDR_ECC_D0 DDR_ECC_D0 IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD B18 DDR_ECC_D1 DDR_ECC_D1 IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD C18 DDR_ECC_D2 DDR_ECC_D2 IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD D18 DDR_ECC_D3 DDR_ECC_D3 IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD E18 DDR_ECC_D4 DDR_ECC_D4 IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD E17 DDR_ECC_D5 DDR_ECC_D5 IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD D17 DDR_ECC_D6 DDR_ECC_D6 IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD C17 DDR_ECC_DM DDR_ECC_DM IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD A18 DDR_ECC_DQSN DDR_ECC_DQSN IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD A19 DDR_ECC_DQSP DDR_ECC_DQSP IO OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD F16 DDR_FS_RESETn DDR_FS_RESETn IO drive 0 (OFF) 1.1 V/1.2 V/1.35 V VDDS_DDR LVCMOS PD A11 DDR_RESETn DDR_RESETn IO drive 0 (OFF) 1.1 V/1.2 V/1.35 V VDDS_DDR DDR PU/PD F12 DDR_VREF0 DDR_VREF0 A OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR F15 DDR_VREF_ZQ DDR_VREF_ZQ A OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR F13 DDR_VTP DDR_VTP A OFF 1.1 V/1.2 V/1.35 V VDDS_DDR DDR D21 ECAP0_IN_APWM_OUT ECAP0_IN_APWM_OUT 0 IO OFF 7 1.8 V/3.3 V VDDSHV0 Yes LVCMOS PU/PD 0 0/1 SYNC0_OUT 1 O CPTS0_RFT_CLK 2 I 0 GPIO1_86 7 IO 0 AA2 EMU0 EMU0 0 IO PU 0 1.8 V/3.3 V VDDSHV0_WKU P Yes LVCMOS PU/PD 1/1 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |