データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM652X データシート(PDF) 175 Page - Texas Instruments

部品番号 AM652X
部品情報  Sitara Processors
PDF  299 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X データシート(HTML) 175 Page - Texas Instruments

Back Button AM652X Datasheet HTML 171Page - Texas Instruments AM652X Datasheet HTML 172Page - Texas Instruments AM652X Datasheet HTML 173Page - Texas Instruments AM652X Datasheet HTML 174Page - Texas Instruments AM652X Datasheet HTML 175Page - Texas Instruments AM652X Datasheet HTML 176Page - Texas Instruments AM652X Datasheet HTML 177Page - Texas Instruments AM652X Datasheet HTML 178Page - Texas Instruments AM652X Datasheet HTML 179Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 175 / 299 page
background image
175
AM6548, AM6528, AM6546
AM6526, AM6527
www.ti.com
SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Specifications
Copyright © 2017–2018, Texas Instruments Incorporated
(6) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
(7) For div_by_1_mode:
GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:
GPMC_CLK frequency = GPMC_FCLK frequency
For GPMC_FCLK_MUX_133:
gpmc_fclk_sel[1:0] = 00 = CPSWHSDIV_CLKOUT3 = 2000/15 = 133.33 MHz
For TIMEPARAGRANULARITY_X1:
GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME,
RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME,
OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE,
WRDATAONADMUXBUS)
Table 5-51. GPMC and NOR Flash Switching Characteristics—Asynchronous Mode
NO.
PARAMETER
DESCRIPTION
MODE(15)
MIN
MAX
UNIT
tR(d)
Rise time, output data GPMC_AD[15:0]
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
2
ns
tF(d)
Fall time, output data GPMC_AD[15:0]
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
2
ns
FA0
tw(be[x]nV)
Pulse duration, output lower-byte enable and
command latch enable GPMC_BE0n_CLE, output
upper-byte enable GPMC_BE1n valid time
Read
N (12)
ns
Write
N (12)
FA1
tw(csnV)
Pulse duration, output chip select
GPMC_CSn[x](13) low
Read
A (1)
ns
Write
A (1)
FA3
td(csnV-advnIV)
Delay time, output chip select GPMC_CSn[x](13)
valid to output address valid and address latch
enable GPMC_ADVn_ALE invalid
Read
-2+B (2)
2+B (2)
ns
Write
-2+B (2)
2+B (2)
FA4
td(csnV-oenIV)
Delay time, output chip select GPMC_CSn[x](13)
valid to output enable GPMC_OEn_REn invalid
(Single read)
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
-2+C (3)
2+C (3)
ns
FA9
td(aV-csnV)
Delay time, output address GPMC_A[27:1] valid to
output chip select GPMC_CSn[x](13) valid
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
-2+J (9)
2+J (9)
ns
FA10
td(be[x]nV-csnV)
Delay time, output lower-byte enable and
command latch enable GPMC_BE0n_CLE, output
upper-byte enable GPMC_BE1n valid to output
chip select GPMC_CSn[x](13) valid
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
-2+J (9)
2+J (9)
ns
FA12
td(csnV-advnV)
Delay time, output chip select GPMC_CSn[x](13)
valid to output address valid and address latch
enable GPMC_ADVn_ALE valid
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
-2+K (10)
2+K (10)
ns
FA13
td(csnV-oenV)
Delay time, output chip select GPMC_CSn[x](13)
valid to output enable GPMC_OEn_REn valid
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
-2+L (11)
2+L (11)
ns
FA16
tw(aIV)
Pulse duration output address GPMC_A[26:1]
invalid between 2 successive read and write
accesses
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
G (7)
ns
FA18
td(csnV-oenIV)
Delay time, output chip select GPMC_CSn[x](13)
valid to output enable GPMC_OEn_REn invalid
(Burst read)
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
-2+I (8)
2+I (8)
ns
FA20
tw(aV)
Pulse duration, output address GPMC_A[27:1]
valid - 2nd, 3rd, and 4th accesses
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
D (4)
ns
FA25
td(csnV-wenV)
Delay time, output chip select GPMC_CSn[x](13)
valid to output write enable GPMC_WEn valid
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
-2+E (5)
2+E (5)
ns
FA27
td(csnV-wenIV)
Delay time, output chip select GPMC_CSn[x](13)
valid to output write enable GPMC_WEn invalid
div_by_1_mode;
GPMC_FCLK_MUX_133;
TIMEPARAGRANULARITY_X1
-2+F (6)
2+F (6)
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com