データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM652X データシート(PDF) 224 Page - Texas Instruments

部品番号 AM652X
部品情報  Sitara Processors
PDF  299 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X データシート(HTML) 224 Page - Texas Instruments

Back Button AM652X Datasheet HTML 220Page - Texas Instruments AM652X Datasheet HTML 221Page - Texas Instruments AM652X Datasheet HTML 222Page - Texas Instruments AM652X Datasheet HTML 223Page - Texas Instruments AM652X Datasheet HTML 224Page - Texas Instruments AM652X Datasheet HTML 225Page - Texas Instruments AM652X Datasheet HTML 226Page - Texas Instruments AM652X Datasheet HTML 227Page - Texas Instruments AM652X Datasheet HTML 228Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 224 / 299 page
background image
EDIO_DATA_OUT
SPRSP08_TIMING_PRU_EDIO_DATA_OUT
IEPIO4
EDC_SYNCx_OUT
PRIEP4
PRIEP2
PRIEP3
EDIO_DATA_IN[7:0]
SPRSP08_TIMING_PRU_IEP_01
PRIEP1
224
AM6548, AM6528, AM6546
AM6526, AM6527
SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Specifications
Copyright © 2017–2018, Texas Instruments Incorporated
Table 5-102. PRU_ICSSG IEP Timing Requirements - Input Validated with SYNCx (continued)
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
PRIEP2
tw(EDC_SYNCx_OUTH) Pulse Duration, EDC_SYNCx_OUT High
-2+20*P
(1)
ns
PRIEP3
tsu(EDIO_DATA_IN-
EDC_SYNCx_OUT)
Setup time, EDIO_DATA_IN valid before EDC_SYNCx_OUT
active edge
20
ns
PRIEP4
th(EDC_SYNCx_OUT-
EDIO_DATA_IN)
Hold time, EDIO_DATA_IN valid after EDC_SYNCx_OUT
active edge
20
ns
(1) P = PRU-ICSS IEP clock source period.
Figure 5-112. PRU_ICSSG PRU IEP SYNCx Timing
Table 5-103. PRU_ICSSG IEP Timing Requirements - Digital IOs
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
IEPIO1
tw(EDIO_OUTVALIDL)
Pulse Duration, EDIO_OUTVALID Low
-2+14*P
(1)
ns
IEPIO2
tw(EDIO_OUTVALIDH)
Pulse Duration, EDIO_OUTVALID High
-2+32*P
(1)
ns
IEPIO3
td(EDIO_OUTVALID-
EDIO_DATA_OUT)
Delay time, EDIO_OUTVALID to EDIO_DATA_OUT
0 0+18*P (1)
ns
IEPIO4
tsk(EDIO_DATA_OUT)
EDIO_DATA_OUT skew
5
ns
(1) P = PRU-ICSS IEP clock source period.
Figure 5-113. PRU_ICSSG PRU IEP Digital IOs Timing
Table 5-104. PRU_ICSSG IEP Timing Requirements - LATCHx_IN
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
PRLA1
tw(EDC_LATCHx_INL)
Pulse Duration, EDC_LATCHx_IN Low
2+3*P (1)
ns
PRLA2
tw(EDC_LATCHx_INH)
Pulse Duration, EDC_LATCHx_IN High
2+3*P (1)
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com